MUSIC SYNTHESIZER



SERVICE MANUAL



■ CONTENTS (目次)

SPECIFICATIONS (総合仕様)····································
PANEL LAYOUT (パネルレイアウト) 4
CIRCUIT BOARD LAYOUT (ユニットレイアウト) 6
BLOCK DIAGRAM (ブロックダイアグラム) 8
DISASSEMBLY PROCEDURE (分解手順)·······10
ASSEMBLY PRECAUTIONS (組立時の注意事項) ············15
LSI PIN DESCRIPTION (LSI端子機能表)·······17
IC BLOCK DIAGRAM (ICプロック図)······23
CIRCUIT BOARDS (シート基板図)25
ERROR MESSAGES (エラーメッセージ)44
TEST PROGRAM (テストプログラム)48/72
MIDI DATA FORMAT (MIDIデータフォーマット)······94
MIDI IMPLEMENTATION CHART117
DADTS HST

h. .

IMPORTANT NOTICE

This manual has been provided for the use of authorized Yamaha Retailers and their service personnel. It has been assumed that basic service procedures inherent to the industry, and more specifically Yamaha Products, are already known and understood by the users, and have therefore not been restated.

WARNING:

Failure to follow appropriate service and safety procedures when servicing this product may result in personal injury, destruction of expensive components and failure of the product to perform as specified. For these reasons, we advise all Yamaha product owners that all service required should be performed by an authorized Yamaha Retailer or the appointed service representative.

IMPORTANT: The presentation or sale of this manual to any individual or firm does not constitute authorization, certification, recognition of any applicable technical capabilities, or establish a principle agent relationship of any form.

The data provided is believed to be accurate and applicable to the unit(s) indicated on the cover. The research, engineering, and service departments of Yamaha are continually striving to improve Yamaha products. Modifications are, therefore, inevitable and changes in specification are subject to change without notice or obligation to retrofit. Should any discrepancy appear to exist, please contact the distributor's Service Division.

WARNING:

Static discharges can destroy expensive components. Discharge any static electricity your body may have accumulated by grounding yourself to the ground buss in the unit (heavy gauge black wires connect to this buss).

IMPORTANT: Turn the unit OFF during disassembly and parts replacement. Recheck all work before you apply power to the unit.

This product uses a lithium battery for memory back-up.

WARNING: Lithium batteries are dangerous because they can be exploded by improper handling. Observe the following precautions when handling or replacing lithium batteries.

- · Leave lithium battery replacement to qualified service personnel.
- Always replace with batteries of the same type.
- When installing on the PC board, solder using the connection terminals provided on the battery cells. Never solder directly to the cells. Perform the soldering as quickly as possible.
- Never reverse the battery polarities when installing.
- Do not short the batteries.
- Do not attempt to recharge these batteries.
- Do not disassemble the batteries.
- Never heat batteries or throw them into fire.

ADVARSEL!

Lithiumbatteri. Eksplosionsfare.

Udskiftning må kun foretages af en sagkyndig, og som beskrevet i servicemanualen.

I SPECIFICATIONS .

Realtime Convolution and Modulation (RCM) Tone generator:

AWM2: 16 bit linear weveform data, maximum 48k Hz

sampling frequency AFM: 6 operators, 45 algorithms, 3 feedback loops, 16 waveforms, modulation from AWM output Filter: Time variant IIR (infinite impulse response) digital filters, 2 filters for each element (maximum of

8 filters per voice)

Maximum simultaneous notes: 16 notes AWM + 16

notes AFM

Maximum simultaneous timbres: 16

Note assignment: Last note priority, DVA (dynamic

voice allocation)

61 notes, key velocity sensitivity, channel aftertouch (reverb effect+modulation effect) × 2 · Keyboard: DSP effects:

Reverb effects: 40 types Modulation effects: 4 types

Tracks: 16 (15 tracks + 1 pattern track) Sequencer:

Songs: 1

Resolution: 1/96 of a quarter note (for internal clock)

Maximum simultaneous notes: 32 Capacity: approximately 16,000 notes

Patterns: 99

Recording: realtime/step/punch_in

Preset memory: 128 voices, 16 multis

Internal memory: 64 voices, 16 multis Waveform memory: 2 Mwords (4 Mbytes), 112

sounds

Card slots: synthesizer data × 1, waveform data × 1

Disk: 3.5" floppy disk drive

(713K byte formatted)

Wheels: PITCH, MODULATION 1, MODULATION 2 Slider: OUTPUT 1, OUTPUT 2, DATA ENTRY Controllers:

Knobs: LCD contrast, click volume

Dial: data entry dial Panel switches: MODE \times 5, EDIT/COMPARE, COPY/SAVE, EF.BYPASS, SEQUENCER \times 7, SHIFT, function \times 8, EXIT, PAGE \triangleleft D, JUMP/MARK, cursor \triangle D, -1/NO, +1/YES, numeric keypad 0-9, MEMORY × 4, BANK × 4, voice select × 16

LCD: 240 × 64 pixels (backlit)

LED: red x 11, red/green x 21

Terminals: Audio output: OUTPUT 1 (L/MIX, L/MONO, R/MIX R),

OUTPUT 2 (L, R), PHONES Controller: BREATH, FOOT VOLUME, FOOT CONTROLLER, SUSTAIN, FOOT

SWITCH

MIOI: IN, OUT, THRU

U.S. & Canadian models: 120V Power requirements:

European & Australian models: 220 - 240V U.S. & Canadian modela: 2BW

Power consumption:

European & Australian models; 28W

Dimensions:

Display:

Memory:

1046 (W) × 407 (D) × 119 (H) mm

Weight:

Output level:

Headphones: - 1dBm Output terminals: - 10dBm Flopply disk (3.5 inch) × 1

Accessory:

Plug cover x 1


■総合仕様

源 音源形式 : RCM 音源 (Realtime Convolution and Modulation) AWM2:16ビットリニア波形, サンプリング周波 数最大48kHz 1音(エレメント)につき1オクタープ 12 dBのデジタルフィルターを2個搭載 AFM:6オペレータ、45アルゴリズム,3系統 フィードバック、16波形 AWM2の出力波形による変調が可能 1音(エレメント)につき1オクタープ 12 dBのデジタルフィルターを2個搭載 フィルター : 時変形デジタルフィルター×最大8/ポイ ス : 各フィルターはLPF,HPFの切り替えが でき、この組合せによりBPFやロールオ フ24dBのLPFとしても使用可能 : レゾナンス可変で発振領域までカバー 最大同時發音数 : AWM2:16音 + AFM:16音 最大同時音色数 : 16 発音形式 : 後若優先、DVA 盤 :61キー/イニシャル&チャンネルアフタ ータッチ付き ●エフェクタータイプ :(リバーブ系+モジュレーション系)×2 系統 リバーブ系 :40タイプ モジュレーション系: 4タイプ ●シーケンサー トラック数 (16トラック(含むパターントラック1) リンガ : 1 分解能 : 1/96(内部クロック時) 最大同時発音数 : 32 最大記憶音数 : 約16000奇 パターン数 : 99 :リアルタイム/ステップ/バンチイン 録音方式 ●プリセットメモリー :ボイス:128+マルチ:16 ●インターナルメモリー:ボイス:64+マルチ:16 ●波形用メモリー : 2Mワード(4Mパイト) : 楽器音×92 : リズム×20 : 音色パラメータ用×1 ●カードスロット MCD64: 1パンク ※ 1パンク:64ポイス+16マルチ+ 1シ ステム :波形用× 1(512Kワード) ●3.5インチFDD : 1(フォーマット時713KB) (ピッチベンド, モジュレーション1, モ ● Wheel ジュレーション2 ■スライダーボリューム:アウトプットボリューム1、2、データエ。 ントリー ●ロータリーボリューム:LCDコントロール、クリックボリューム: ●ダイヤル : データエントリー


●パネルスイッチ Mode: 5 Voice, Multi, Song, Pattern, Utility Edit: 2 Edit/Compare, Copy Effect bypass: 1 Memory select: 4 Preset 1, Preset 2, Internal, Card Bank select : 4 A~D Voice select : 16 1~16 Page: 3 Page+. Page-, Jump/Mark テンキー: 12 0~9, Enter, -Data Entry : 2 Inc, Dec カーソル:4 ←, →, ↑, ↓ Function : 10 Function 1-8, Shift, Exit Sequencer: 7 Run, Stop, Rec, Top, Rew, FF, Aulo, Locate • LCD : 240×64Dots(パックライト付き) ● LED : Red×11 : Red/Green×21 ● 音声出力 ; 4 Output 1(L/Mix L/Mono, R/Mix R), Output 2(L,R) ●ヘッドフォン : 1 ●コントローラー : 6 Foot control, Foot volume, Foot switch, Sustain switch, Breath : 3 IN, OUT, THRU • MIDI ●ヘッドフォン出力レベル : -1dBm リア出力端子レベル : -10dBm ●電源電圧 : 100V ●消費電力 20W 寸 法 : 1046(W) ×407(D) ×119(H) mm ●重 ● 付屋品 :デモディスク1枚 (3.5インチフロッピーディスク) :プラグカバー 1個

■PANEL LAYOUT (パネルレイアウト)


● Front Panel (フロントパネル)




● Rear Panel (リアパネル)




■ CIRCUIT BOARD LAYOUT (ユニットレイアウト)



● Wiring(配線図)



■BLOCK DIAGRAM (ブロックダイアグラム)



■ DISASSEMBLY PROCEDURE (分解手順)


1. Bottom Cover Assembly (refer to fig. 1.)

1-1. Remove the nineteen (19) screws (4.0 × 10 bonding head tapping screw), the Bottom cover assembly can be removed.

This will give you access to the DM1, DM2, PS circuit boards, Floppy disk drive unit and Wheel assembly.

1. 底板 Ass'yの外し方(図1参照)

1-1. ②のネジ19本(4×10ボンディングBタイトネジ) を外して取り外します。



(fig. 1)

2, DM1 Circuit Board (refer to fig.2)

- 2-1. Remove the Bottom cover assembly. (see procedure 1.)
- 2-2. Remove the six (6) screws (a) (4.0 × 10 bind head tapping screw), the DM1 circuit board can be raised.

After the connectors have been disconnected, the DM1 circuit board can be taken out of the unit completely.

3. DM2 Circuit Board (refer to fig.2)

- 3-1. Remove the Bottom cover assembly. (see procedure 1.)
- 3-2. Remove the six (6) screws © (4.0 × 10 bind head tapping screw), the DM2 circuit board can be raised.

After the connectors have been disconnected, the DM2 circuit board can be taken out of the unit completely.

4. PS Circuit Board (refer to fig. 2.)

- 4-1. Remove the Bottom cover assembly. (see procedure 1.)
- 4-2. Remove the screw ① (4.0×10 bonding head tapping screw) to remove the AC panel.
- 4-3. The PS circuit board can be removed by removing the four (4) screws

 (4.0 × 10 bind head tapping screw) and disconnecting the connectors.

2. DM 1 シートの外し方(図 2 参照)

- 2-1. 底板Ass'yを外します。 (1項参照)
- 2-2. ®のネジ6本 $(4 \times 10$ バインドタッピングネジ)と 東線を外して取り外します。

3. DM 2 シートの外し方(図 2 参照)

- 3-1, 底板Ass'yを外します。(1項参照)
- 3-2. ②のネジ6本(4×10パインドタッピングネジ)と、 束線を外して取り外します。

4. PSシートの外し方(図2参照)

- 4-1. 底板Ass'yを外します。(1項参照)
- 4-2. ⑩のネジ1本(4×10ボンディングBタイトネジ) を外し、ACパネルを外しておきます。
- 4-3. ②のネジ4本(4×10パインドタッピングネジ)と、 東線を外して取り外します。

5. Power Transformer (refer to fig. 2.)

- 5-1. Remove the Bottom cover assembly. (see procedure 1.)
- 5-2. Remove the PS circuit board. (see procedure 4.)
- 5-3. Remove the two (2) screws (£) (4.0 × 10 bind head tapping screw) to remove the Power transformer.

6. Floppy Disk Drive Unit (refer to fig.2 and fig. 3)


- 6-1. Remove the Bottom cover assembly. (see procedure 1.)
- 6-2. Remove the three (3) screws (a) (4.0 × 10 bind head tapping screw) and disconnect the connectors, the Floppy disk drive unit can be taken out of the SY77 unit.
- 6-3. To remove the FDD holder from the Floppy disk drive unit, remove the four (4) screws (4) (3.0 × 6 bind head tapping screw).

5. 電源トランスの外し方(図2参照)

- 5-1. 底板Ass'yを外します。(1項参照)
- 5-2. PSシートを外します。(4項参照)
- 5-3、②のネジ2本(4×10パインドタッピングネジ)を 外します。

6. FDDの外し方(図2,3参照)

- 6-1. 底板Ass'yを外します。(1項参照)
- 6-2. ⑥のネジ 3 本(4×10バインドタッピングネジ)と 東線を外して、FDD Ass'y を取り外します。FDD 金具は⑪のネジ 4本(3×6バインド小ネジ)を外 して取り外します。



7. CARD Circuit Board (refer to fig. 4)

- 7-1. Remove the Bottom cover assembly. (see procedure 1.)
- 7-2. Remove the DM1 circuit board. (see procedure 2.)
- 7-3. After the three (3) screws ① (4.0 × 10 bind head tapping screw) have been removed, the CARD circuit board can be removed.

8, JKAN Circuit Board (refer to fig. 4 and fig. 5)

- 8-1. Remove the Bottom cover assembly. (see procedure 1.)
- 8-2. Remove the DM1 and DM2 circuit boards. (see procedures 2 and 3.)
- 8-3. Remove the ten (10) screws ® (4.0 × 10 bonding head tapping screw) on the rear panel and three (3) screws © (4.0 × 10 bind head tapping screw), the JKAN circuit board can be removed.

7. CARDシートの外し方(図4参照)


- 7-1. 底板Ass'yを外します。(1項参照)
- 7-2. DM 1 シートを外します。(2項参照)
- 7-3. ①のネジ3本(4×10バインドタッピングネジ)と、 束線を外して取り外します。

8. JKANシートの外し方(図4,5参照)


- 8-1. 底板Ass'yを外します。(1項参照)
- 8-2. DM 1 シートとDM 2 シートを外します。

(2と3項参照)

8-3. ①のネジ3本(4×10バインドタッピングネジ)と、 リアパネル側より止めている⑥のネジ10本(4×10 ボンディングBタイトネジ)と、束線を外して取り 外します。



Rear View



Hin 5

9. Keyboard Assembly (refer to fig. 6.)


- 9-1. Remove the Bottom cover assembly. (see procedure 1.)
- 9-2. Remove the DM1 and DM2 circuit boards. (see procedures 2 and 3.)
- 9-3. Remove the PS circuit board. (see procedure 4.)
- 9-4. The Keyboard assembly can be removed by removing the five (5) screws © (4.0 × 10 bind head tapping screw) and four (4) screws ® (4.0 × 16 bind head tapping screw).

9. 鍵盤Ass'yの外し方(図6参照)

- 9-1. 底板Ass'yを外します。(I項参照)
- 9-2. DM 1 シートとDM 2 シートを外します。

(2と3項参照)

- 9-3. PSシートを外します。(4項参照)
- 9-4. ①のネジ 5 本(4×10パインドタッピングネジ)と ③のネジ 4 本(4×16パインドタッピングネジ)を 外して取り外します。



(fig. 6

PNAB and PNC Circuit Boards (refer to fig. 4 and fig.7)

- 10-1. Pull out the konbs on the Control panel.
- 10-2. Remove the Bottom cover assembly. (see procedure 1.)
- 10-3. Remove the DM1 and DM2 circuit boards. (see procedures 2 and 3.)
- 10-4. Remove the PS circuit board. (see procedure 4.)
- Remove the JKAN circuit board. (see procedure 8.)
- 10 6. Remove the Keyboard assembly. (see procedure 9.)
- 10-7. Remove the fourteen (14) screws ® (4.0 × 10 bind head tapping screw) to remove the Center angle bracket.

10. PNABシートとPNCシートの外し方(図4,7参照)


- 10-1. パネル表側より、スライドボリューム類のツマミ を抜きとっておきます。
- 10-2. 底板Ass'yを外します。(1項参照)
- 10-3. DM1シートとDM2シートを外します。

(2と3項参照)

- 10-4. PSシートを外します。(4項参照)
- 10-5. JKANシートを外します。(8項参照)
- 10-6. 鍵盤 Ass'yを外します。(9項参照)
- 10-7. 図のネジ14本(4×10パインドタッピングネジ)を 外して、センターアングルを取り外します。

- 10-8, PNAB circuit board removal
- 10-B-1. Remove the CARD circuit board. (see procedure 6.)
- 10-8-2. Remove the three (3) screws © (4.0 × 10 bind head tapping screw) to remove the Card guide.
- 10-8-3. After the seven (7) screws ® (4.0×10 bind head tapping screw) have been removed, the PNAB circuit board can be removed.
 - * The PNAB circuit board is connected to the PNC circuit board with wire harnesses.
- 10-9. PNC circuit board removal
- 10-9-1. After the eight (B) screws ② (4.0 × 10 bind head tapping screw) have been removed, the PNC circuit board can be removed.


- 10-8. PNABシートの外し方
- 10-8-1, CARDシートを外します。(6項参照)
- 10-8-2. ②のネジ3本(4×10パインドタッピングネジ) を外してカードガイドを取り外します。
- 10-8-3. ②のネジ7本(4×10パインドタッピングネジ) を外せばPNABシートが外れます。
 - ※束線も一緒に外す場合は、PNCシートも外し て行って下さい。
- 10-9, PNCシートの外し方
- 10-9-1. @のネジ8本(4×10パインドタッピングネジ) を外して取り外します。
 - ※束線も一緒に外す場合は、PNABシートも外 して行って下さい。



11. LCD Circuit Board (refer to fig. 8)

- 11-1. Remove the Bottom cover assembly. (see procedure 1.)
- 11-2. Remove the DM1 and DM2 circuit boards. (see procedures 2 and 3.)
- 11-3. Remove the PS circuit board. (see procedure 4.)
- 11-4. Remove the JKAN circuit board. (see procedure 8.)
- 11-5. Remove the Keyboard assembly. (see procedure 9.)
- 11-6. Remove the PNAB circuit board. (see procedure 10.)
- 11-7. The LCD circuit board can be removed by removing the four (4) screws ® (3.0 × B bind head tapping screw).

- 11. LCDシートの外し方(図8参照)
- 11-1, 底板Ass'yを外します。(1項参照)
- 11-2. DM 1 とDM 2 シートを外します。(2と3項参照)
- 11-3. PSシートを外します。(4項参照)
- 11-4. JKANシートを外します。(8項参照)
- 11-5. 鍵盤 Ass'yを外します。(9項参照)
- 11-6. PNABシートを外します。(10項参照)
- I1-7. \mathbb{B} のネジ4本 $(3 \times 8$ バインドタッピングネジ)を 外せばLCDシートが外れます。




12. Wheel Assembly (refer to fig. 9)

- 12-1. Remove the Bottom cover assembly. (see procedure 1.)
- 12-2. After the six (6) screws (3.0 × 8 bonding head tapping screw) have been removed, the Wheel assembly can be removed.

12. ホイールAss'yの外し方(図9参照)

- 12-1. 底板を外します。
- 12-2. ⑤のネジ6本(3×8ボンディングBタイトネジ) と束線を外して取り外します。



(fig. 9)

13. Rotary Encoder Knob (Data Entry)

- 13-1. Remove the Bottom cover assembly. (see procedure 1.)
- 13-2. Remove the DM1 and DM2 circuit boards. (see procedures 2 and 3.)
- 13-3. Remove the PS circuit board. (see procedure 4.)
- 13-4. Remove the JKAN circuit board. (see procedure 8.)
- 13-5. Remove the Keyboard assembly. (see procedure 9.)
- 13-6. Remove the PNC circuit board, (see procedure 10.)
- 13-7. Pull out the Rotary encoder knob on the PNC circuit board.

13. ロータリーエンコーダツマミ(データエントリー)の外し方

- 13-1. 底板Ass'yを外します。(1項参照)
- 13-2. DM1とDM2シートを外します。(2と3項参照)
- 13-3. PSシートを外します。(4項参照)
- 13-4. JKANシートを外します。(8項参照)
- 13-5. 鍵盤 Ass'yを外します。(9項参照)
- 13-6. PNCシートを外します。(10項参照)
- 13-7. PNCシートから、ロータリーエンコーダツマミを 外します。


3. PNAB Circuit Board Wire Harness

}

Route this wire harness as far as possible away from harness A (power supply line for the EL panel), then attach tape as shown in the figure below.

3. PNABシート束線

この束線は出来るだけ束線Aより離し、そして下図のようにテープを貼って下さい。



■LSI PIN DESCRIPTION (LSI端子機能表)

• HD6475328CP-10 <H8/532> (XG944B00) CPU (Central Processing Unit)

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	1/0	FUNCTION
1	XTAL	T	Clock	43	P50/A8	0)
2	Vss	i	Ground	44	P51/A9	ō	
3	P10/6	Ó	System clock	45	P52/A10	ŏ	
4	P11/E	ō	Enable .	46	P53/A11	ō	
5	P12/BACK	ŏ	Bus acknowledge :	47	P54/A12	ŏ	11
	P13/BREQ	ĭ	Bus request	48	P55/A13	ŏ	I
	P14/WAIT	i i	Wait	49	P56/A14	ŏ	Address bus
8	P15/IRQ0	í	Interrupt request 0	50	P57/A15	ŏ	
ĺš	P16/IR01	i	Interrupt request 1	51	P60/A16	ŏ	f
10	P17/TMO	ó	8-bit timer output	52	P61/A17	ŏ	
l iĭ	P20/AS	ŏ	Address strobe	53	P62/A18	ŏ	
12	P21/R/W	ŏ	Read/Write	54	P63/A19	ŏ	
13	P22/DS	ŏ	Data strobe	55	Vcc	-	Power supply
14	P23/8D	ŏ	Read control	56	P70/TMCI	1	8-bit timer clock input
15	P24/WR	ŏ	Write control	57	P71/FT[1	í)
16	Vcc		Power supply	58	P72/FTI2	i	Free running timer input capture
17	MDO	1)	59	P73/FTI3/TMRI	i	(8-bit timer counter reset input)
18	MD1	i	Mode control		P74/FT0B1/FTC11	O/3	13
19	MD2	i	I mode control		P75/FT0B2/FTCI2	O/i	Free running timer output compare 8/
20	STBY	i	Standby		P76/FT0B3/FTCI3	O/I	∫ Free running timer counter clock
21	RES	1	Reset		P77/FTOA1	O	Free running timer output compare A1
22	NMI I	i l	Non-maskable interrupt	64	Vss		Ground
23	NC			65	AVss		Analog ground
24	Vss		Ground		P80/ANO	- 1	1
25	P30/D0	1/0	1		P81/AN1	i	
26	P31/D1	I/O		68	P82/AN2	i	
27	P32/D2	ī/ā			P83/AN3	i	
28	P33/D3	I/O			P84/AN4	i	} Port 8
29	P34/D4	I/O	Data bus		P85/AN5	i i	
30	P35/D5	I/O		72	P86/AN6	1	l i
31	P36/D6	1/0		73	P87/AN7	1	
32	P37/D7	1/0	}	74	AVcc		Analog power supply
33	P40/A0	0	i i	75	P90/FT0A2	0	Free running timer output compare A2
34	P41/A1	ō			P91/FTOA3	ō	Free running timer output compare A3
35	P42/A2	ō		77	P92/PW1	ŏ	1
36	P43/A3	ō l	Address Sur	78	P93/PW2	ō	Pulse width
37	P44/A4	Ó	Address bus	79	P94/PW3	ō	
38	P45/A5	0		80	P95/TXD	0	Transmit data
39	P46/A6	0		81	P96/RXD	Ī	Receive data
40	P47/A7	0)	82	P97/SCK	1/0	Serial clock
41	Vss		Ground	83	Vss		Ground
42	Vss		Ground	84	EXTAL	1	Clock

• HD63C01Y0F64 (XF148A00) CPU (SEQ.)

PIN NO.	NAME	1/0	FUNCTION	PIN NO.	NAME	1/0	FUNCTION
1	Vss	ī	Ground	33	Vec		OC Supply (+5V)
2	XTAL	i i	1	34	A15	0	1
3	EXTAL	i i l	Clock (8MHz)	35	A14	lo I	
4	MPO	l i l	li., .	36	A13	l o	
5	MP1	l i l	} Mode program	37	A12	0	A del con la
6	RES	l i l	Reset	38	P11	0	Address bus
7	STBY	l i l	Stand-by mode signal	39	P10	0	
Ė	NMi	l i l	Non-maskable interrupt	40	A9	0	
9	P20/TIN	170	1	41	A8	o	}
	P21/TOUT1	i/a		42	Vss.		Ground
11	P22/SCLK	li/ō		43	A7	0	1
12	P23/RX	li/o	Port 2	44	A6	0	
13	P24/TX	li/o	1 1	45	A5	l o	
14	Р25/TOUT2	170		46	A4	0	Address bus
15	P26/TOUT3		•	47	A3	0	Address bus
16	P27/TCLK	1/0		48	A2	0	
17	P50/IRQ1	1/0	1	49	A1	0	
18	P51/IRQ2	1/0		50	A0	0	l J
19	P52/MR	1/0		51	D7	1/0	j
20	P53/HALT	1/0	l p . 5	52	D6	1/0	
21	P54/IS	1/0	Port 5	53	DS DS	1/0	
22	P55/05	1/0		54	D4	1/0	Data bus
23	P56	1/0		55	DЗ	1/0	(Data Das
24	P57	1/0]]	56	D2	1/0	
25	P60	1/0	1	57	D1	1/0	
26	P61	1/0		58	Do	1/0	
27	P62	I/O	₁	59	BA	0	Bus available
28	P63	1/0		60	LIR	0	Load instruction resistor
29	P64	1/0	Port 6	61	R/W	0	Read/Write control
30	P65	1/0		62	WR	0	-Write
31	P66	1/0	· ·	63	RD	0	Read
32	P67	1/0		64	. E	0	Enable

• YM3413 (XE449A00) LDSP (Digital Signal Proccesor)

PIN NO.	NAME	1/0	FUNCTION	PIN NO.	NAME	1/0	FUNCTION
1	VDD		DC supply (+5V)	21	A5	0	
2	D7	1/0)	22	A6	0	
3	D6	1/0	11	23	A7	0	
4	D5	1/0		24	A8	0	
5	D4	1/0	Data bus	25	A9	0	
6	D3	1/0	(Data ous	26	A10	O	Address bus
7	D2	1/0		27	Att	0	1100100
8	D1	1/0		28	A12	0	
9	D0	1/0	U .	29	A13	0	
10	SIO] [Serial data input	30	A14	D .	
11	SI1	1	July obtaining	31	A15	0	
12	SYW	1	Sync pulse	32	A16	0	l)
13	WE	0	Write enable	33	S O O	0	Şarial data output
14	OE.	0	Output enable	34	XCLK	1	Clock
t5	AO	0	i	35	1C	1 .	Initial Clear
16	A1	0	i i	36	CRS	i	CD counter reset
t7	A2	0	Address bus	37	CDI	ĺĺ	CD input
18	A3	0		38	CDo	l i l	CD output
t9	A4	0	IJ	39	\$01	ŏ	Serial data output
20	Vss.	i	Ground	40	ČLK	Ť	Clock

• YM3415 (XE450A00) LEF (Effect Processor)

PIN NO.	NAME	1/0	FUNCTION	PIN NO.	NAME	1/0	FUNCTION
1 . 2	VDB SIO SI1/TST1 SOO SO1 XCLK CDO CDI CRS/CE WR A/O PDO PD1	00-0-	Power supply Serial data input Serial data input Clock CD data output CD data input CD counter reset Write control Address/data parameter select	21 22 23 24 25 26 27 28 29 30 31 32 33	A7 A6 A4 A3 A2 A1 A0 RAS CAS WE O3	000000000000000000000000000000000000000	Address bus DRAM control DRAM control WE signal OE signal
14 15 16 17 18 19 20	PD2 PD3 PD4 PD5 PD6 PD7 Vss	1000000	Data bus Ground	34 35 36 37 38 39 40	D2 D1 D0 TST2 SYW CLK IC	1/0	Data bus Internal test Sync pulse Clock Initial clear

• YM3029 (XF237A00) AFD0 (Floating Point Converter)

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	1/0	FUNCTION
1	DVDD		Digital power supply (+5V)	15	SHA	- 1	Sample and hold input (Channel A)
2	LE	0	Latch enable	16	EXG		Exponent ground
3	DAB	0	Channel A/B data output	17	EXG) exponent ground
4	SYW	1	Sync pulse	18	EXI	1 1	Exponent input
5	CLK		Clock	19	EXO	0	Exponent output
6	φ1	0	Clock for DAC	20	AVSS		Analog power supply (-5V)
7	DĞND		Digital ground	21	AVDD		Analog power supply (+5V)
8	ADVV		Analog power supply (+5V)	22	SI1	1	Serial data input 1 (Channel A)
9	AVSS		Analog power supply (-5V)	23	VLAQ		Volume level select (Channel A)
10	SHB		Sample and hold input (Channel B)	24	VLA1		i volume level select (Channel A)
11	CH4	0	Output (Channel 4)	25	SI2		Serial data input 2 (Channel B)
12	CH3	0	Output (Channel 3)	26	VLB0		Volume level select (Channel B)
13	CH2	Ó	Output (Channel 2)	27	VLB1	1	J volume lever select (Channel B)
14	CH1	0	Output (Channel 1)	28	4/2		Channel number select (4 or 2-channel)

• YM7102 (XG996A00) PAN (Panning Processor)

PIN ND.	NAME	I/D	FUNCTION	PIN NO.	NAME	VO.	FUNCTION
123456780	A0 D7 D6 D5 D4 D3 D2 D1	-0/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	Address bus Data bus	41 42 43 44 45 46 47 48 49	LB/ACC8 L9/ACC9 L10/ACC10 L11/ACC11 L12/ACC12 L13/ACC13 L14/ACC14 L15/ACC15	000000000	L channel data
9 10 11 12 13 14 15 16 17 18 19 21 22 23 24	DO IN1 IN0 SI2 SI1 TEGSS TEGS1 TEGS1 TEGS0 NC CDO CRS S1 S2 SYW DSPCLK	§ ooaaoo	Data from OPS Data from PAN (cathcade input) Test pin Control data for DSP Sync pulse for CD Signal to DSP Sync pulse for DSP Clock for DSP Clock for DSP	50 51 52 53 55 55 56 57 58 56 66 66 64	RO/ACC16 R1/ACC17 R2/ACC18 R3/ACC19 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15	000000000000000000000000000000000000000	R channel data
38 39	MODE TC SYNC #M Vss Vss VDD L0/ACC0 L1/ACC1 L2/ACC2 L3/ACC3 L4/ACC4 L5/ACC6 L6/ACC6	00000000	Output mode (L:16bits DAC H:20bits DAC) Initial clear Sync pulse Clock Ground Power supply L channel data	65 66 67 68 69 70 71 72 73 74 75 76 77 78 80	NC TIM TEG1 TEG0 TRD CS2 CS1 Vop CS0 A7 A6 A5 A2 A1		Test pin Chip select Power supply Chip select Address bus

• μPD71055C (XB361001) PPI (Programmable Peripheral Interface)

PIN NO.	NAME	1/0	FUNCTION	PIN ND.	NAME	I/D	FUNCTION
1	PO3	I/O	1	21	P13	1/0	1
ż	PO2	I/O	De-t 0	22	P14	1/0	
3	PO1	1/0	Port 0	23	P15	1/0	Port 2
4	POO	1/0)	24	P16	I/O	
5	RD CS		Read control	25	P17	I/Q	}
6	CS	1	Chip Select	26	Vao		DC Supply
7	GND		DC Supply (0V)	27	D7	1/Q	1
8	A1		Port address	28	D6	I/O	
9	A2		Fort address	29	D5	1/D 1	
10	P27	1/0)	30	D4	I/D	Data bus
11	P26	I/O		31	D3	I/O	Data bas
12	P25	I/O		32	D2	I/O	
13	P24	I/O		33	D1	I/Q	
14	P20	I/O	Port 2	34	DO	I/O	[J _
15	P21	1/0		35	RESET		Reset
16	P22	1/0		36	WR		Write control
17	P23	1/0		37	P07	1/0	[]
18	P10	1/0	1 (38	P06	1/0	Port 0
19	P11	1/0	Port B	39	P05	!/Q	
20	P12	I/O		40	P04	1/0	[]

• YM7103 (XG993A00) EGM2 (Envelope Generator)

DIN	1		PIN		_	
PIN NAME	1/0	, FUNCTION	NO.	NAME	I/O	FUNCTION
1 A0 2 D7 3 D6 4 D5 5 D4 6 D3 7 D2 8 D1 9 D0 10 NC	 1/0 1/0 1/0 1/0 1/0 1/0	Address bus Data bus	41 42 43 44 45 46 47 48 49	NC KON E0 E1 E2 E3 E4 E6 E6 E7	000000000	Key on data
11 TST10 12 TST9 13 TST8 14 TST7 15 TST6 16 TST5 17 TST4 18 TST3 19 TST2 20 TST1 21 TST0 22 \$\phi \text{MO}\$ 23 XTAL 24 EXTAL 25 SY0 26 SY0 27 SY1 28 \$\phi \text{MI}\$ 29 VSS 31 VSS 31 VSS 31 NC 32 VDS 33 NC 34 NC 35 NC 36 TEGS2 37 TEGS1 38 TEGS0 39 TS01	000000000000000000000000000000000000000	Clock Quartz crystal Initial clear Sync pulse Sync pulse Clock Ground Power supply Test pin	51234567890123 56777777777777777777777777777777777777	B B D 1 1 2 3 C C C C C C C C C C C C C C C C C C	000000	Test pin Power supply Chip select Address bus

• WD37C65B-JM00 (XH129A00) FDC (Flopply Disk Controller)

PIN NO.	NAME	1/0	FUNCTION	PIN NO.	NAME	1/0	FUNCTION
1	BD	1	Read control	23	XT2	1	XTAL osc. in
ż	RD WR CS	i I	Write control	24	DRV	l 1	Drive type
3	ČŚ.	- i - l	Chip select	25	XT1	0	XTAL osc. drive
4	ÃO I	- i	Register select	26	XT1	1	XTAL osc. in
5	DACK	- i	DMA acknowledge	27	PCVAL		Precompensation value
6	TC	i l	Terminal Count	28	HS	0	Head select (Side select)
ž	DB0	1/0	1	29	WE	Ó	Write enable
8	DB1	i/O	-	30	HS WE WD	0	Write data
9	DB2	1/0		31	DIRC	0	Direction control
10	DB3	1/0	B. e. b	32	STEP	0	Step pulse
11	DB4	1/0	Data bus	33	DS1	0	Drive select 1
12	DB5	I/O		34	Vss		Ground
13	DB6	1/0		35	DS2	0	Drive select 2
14	DB7	1/0)	36	MO1/DS3	0	Motor ON 1/Drive select 3
15	DMA 1	0	Direct memory access request	37	MO2/DS4	0	Motor ON 2/Drive select 4
16	IRO	o l	Interrup request	38	HDL	Q	Head loaded
17	DCHGEN	1	Disk change enable	39	RPM/RWC	0	Revolutions per minute/Reduced write current
18	LDOR	1	Load operations register	40	D <u>CH</u> G		Disk change
19	LDCR	1	Load control register	41	WP		Write protected
20	RST	- 1	Reset	42	TROO		Track 00 signal
21	RDD	1	Read disk data	43	ĪDX		Index
22	XT2	0	XTAL osc. drive	44	Vec		Power supply

• YM7107 (XG994A00) OPS3 (Operator)

Second Part	PIN NAME	I/O	FUNCTION	PIN NO.	NAME	1/0	FUNCTION
Serial data Serial data	NO. NAME AO D7 AO		Address bus Data bus Envelope data, Pitch envelope data, Pitch data Phase reset for phase acumulator Initial clear Sync pulse (127C127) Clock Ground Power supply (LSB)	NO. 41 423 444 456 477 489 551 556 558 560 61 623 644 666 677 777 776	DA99 DA101 DA112 DA113 DA114 DA115 SH10 DA115 SH10 DA115 SH10 SH10 SH10 SH10 SH10 SH10 SH10 SH10	00000000000000	D/A signal (straight binary) (MSB) Sample and hold Channel distribution Serial data (2 compl. 16bits LSB first) Serial data Power supply

• HD637B01Y (XG950A00) CPU (PKS)


PIN NO.	NAME	1/0	FUNCTION	PIN NO.	NAME	1/0	FUNCTION
1	Vss		Ground	33	Vcc		DC Supply (+5V)
2	XTAL	1) (((4))-)	34	P47	0)
3	EXTAL	1	Clock (8MHz)	35	P46	0	
4	MP0	l i	1 4-4	36	P45	0	{
5	MP1	l ı l	} Mode program	37	P44	0	Port 4
6	RES	i i	Reset	38	P43	0	Front 4
7	STBY	1	Stand-by mode signal	39	P42	0	1
8	NMI	1	Non-maskable interrupt	40	P41	0	
9	P20	1/0)	41	P40	0	[J
10	P2t	1/0		42	Vss		Ground
11	P22	1/0		43	P17	0	}
12	P23	1/0	L _B 2	44	P16	0	
13	P24	1/0	Port 2	45	P15	0	
14	P25	1/0		46	P14	0	Port 1
15	P26	1/0		47	P13	0	I Franci
16	P27	li/ō l	IJ	48	P12	0	
17	P50	1/0]	49	P1t	0	
18	P51	1/0		50	P10	0	<u> </u>
19	P52	1/0		51	P37	1/0	1)
20	P53	1/0		52	P36	1/0	1
21	P54	1/0	Port 5	53	P35	1/0	·
22	P55	1/0] [54	P34	1/0	Pert 3
23	P56	1/0] {	55	P33	170	> Port 3
24	P57	1/0]	56	P32	1/0	
25	P60	1/0	lí	57	P31	1/0	
26	P61	li/o		58	P30	1/0	IJ
27	P62	1/0	·	59	P74	0)
28	P63	li/O	H	. 60	P73	Ιō	
29	P64	1/0	Port 6	61	P72	١ō	▶ Port 7
30	P65	li/o		62	P71	Ιō	
31	P66	i/o		63	P70	l ō	l)
32	P67	1/0	J	64) E	Ιō	Enable


• YM7119 (XG995A00) M3 (AWM Tone generator & Digital Filter)


PIN	NAME	1/0	FUNCTION	PIN	NAME	1/0	FUNCTION
NO.	INDVO	0		NO. 65	WA8)
2	INDV1	0	Individual output 0 (8 channels) Individual output 1 (8 channels)	66	WA9	8	
3	OPZ DIOUTO	ļ ļ	MELIN input scleet (@OPZ, @PAN) Stereo output (L & R)	67 68	WA10 WA11	000	
5	DIOUTI	8	Assignable output (ch.0 & ch.4)	69	WATE WA12	0	
6	DIOUT2	0	Assignable output (ch.1 & ch.5)	70	WA13	0	
7 8	DIOUT3	0	Assignable output (ch.2 & ch.6) Assignable output (ch.3 & ch.7)	71	WA14 NC	0	
9	MELIN	ĭ	MEL formatted signal input	73	WA15	0	Wave memory address bus
10 11	TTPADO	1/0	Individual output mode select) (⊕ MSB first, © LSB first)	74 75	WA16 WA17	0	
12	TTPAD1	1/0	((MISB IIIS), (LSB IIIS)	76	WA18	Ö	
13	NC NC	ו בייו		77	WA19	0	
14 15	TTPAD2	1/0		78 79	WA 20 WA 21	D	
16	TTPAD4	1/0		80	WA 22	0	11
17	TTPAD5 NC	1/0		81 82	WA23 A0	0	{
19	TTPAD6	I/O	Test pin	83	A1	i	
20 21	TTPAD7	1/0		84 85	A2 A3		CPU address bus
22 23	TTPAD8	1/0		86	A4	i	
23	TTPAD9	1/0		87	A5	110	[]
25	NC TTPAD10	1/0		88 89	DO NC	1/0	
l 26	TTPAD11	1/0	A	90	D1	1/0	
27 28	DIINO DIIN1		Individual input 0 [8 channels) Individual input 1 (8 channels)	91	D2 D3	1/0	CPU data bus
29	WD0	1/0)	93	D4	1/0	
30 31	WD1 WD2	1/0		94 95	D5 D6	1/0	
32	WD3	i/o		96	D7	1/0	[†] J
33 34	NC NC	ا س		97	S/HSC0	!	
35	WD4 WD5	I/O I/O		98 99	S/HSC1 S/HSC2		Sample and hold set timing 0~3
36	WD6	1/0		100	S/HSC3	Ĭ	J.
37 38	WD7 WD8	I/O I/O	Wave memory data	101 102	S/HEN S/HO	0	Sample and hold enable
39	WD9	i/Ō	Trans Indiana, data	103	S/H1	0	Sample and hold 0~3
40	NC NC		i i	104 105	S/H2 S/HRCA	Ŷ	
42	WD10	1/0	i	106	S/HRCB	1	Sample and hold reset A and B
43 44	WD11 NC	1/0		107 108	Vss	'	Initial clear Ground
45	WD12	1/0		109	XTAL	0	Clock
46 47	WD13	1/0		110	EXTAL	ı) Clock
48	WD14 Vss	3/O	Ground	111 112	NC FCLKOUT	0	Some signal on 2 shine was
49	Voo	ا سا	Power supply	113	FOLKIN	1	Sync. signal on 2 chips mode
50 51	MSBW	1/O D	Wave data MSB write signal	114 115	NC CLK3	0	6.144MHz clock
52	LSBW	0	Wave data LSB write signal	116	Voo	_	Power supply
53 54	OE ODD/EVEN	9	Output enable for wave data Odd/Even select on 2 chips mode	117 118	SYWIN CLKMEL	0	Sync. signal for MEL format 3.072MHz clock for MEL format
55	SINGLE/DUAL	1	Wave memory single/dual mode	119	NC		
56 57	WA0 WA1	0	select I ⊕ : dual-2 chips mode, ⊕ : single-1 chip mode)	120	DACLE SYWOUT	Ö.	Latch enable for PCM56 (DAC)
5B	WA2	Ď	⊕: single-1 chip mode)	121 122	SYW001	0	Sync pulse for MEL format 6.144MHz sync. signal
59	WA3	0	161	123	IRO	Ō	Interrupt request (open drain)
60 61	WA4 WA5	0	Wave memory address bus	124 125	CS R/W		Chip select Read/Write control
62	WA6	0		126	CHPIN [1	EG lowest ch. detect
63 64	WA7 NC	0		127	CHPOUT	0	EG lowest ch. detect
04	IV.		,	128	KSYNC	. 1	Key on sync. signat from AFM

■ IC BLOCK DIAGRAM (ICプロック図)


- 74F00PC (IG063690)
 Quad 2 Input NAND
- SN74HC02N (IR000250)
 Quad 2 Input NOR
- SN74LS04N (IG027020)
- SN74HCU04N (IG142250)
- SN74HC04NSR (XD830A00)
- HD74LS05P (IG052600)
 Hex Inverter










- SN74ALS08N (XA876001)
 Quad 2 Input AND
- **SN74HC14N** (IR001450) Hex Inverter
- 74F32PC (IG058990)
- SN74HC32N (IR003250)
- SN74ALS32N (XA055001)
- SN74LS32N (IG049850)
 Quad 2 Input OR









- SN74HC74N (IR007450)
- SN74ALS74N (XA196A00)
 Dual D-Type Flip-Flop




	INP	DUTE	UTS		
PR	CLR	CLK	D	a	O.
L	н	×	'×	н	L
н	L	× ·	×	L	H
L	L	×	×	н	н
н	н		н	н	L
н	н	1	L	L	н
н	н	L	x	0.	ă.


- 74F138PC (IG120090)
- SN74ALS138N (IG149600)
- SN74HC138N (IR013850)
 3 to 8 Demultiplexer










- SN74ALS245AN (IG149900)
- TC74HC245P (IR024500)
- SN74LS245 (IG044600)
 Octal 3-State Bus Transceiver
- SN74HC273N (IR027350) Octal D-Type Flip-Flop
- SN74HC367N (IR036750)
 Hex 3-State Bus Buffer










- HD74LS670P (IG115300)
 4-4 Register Files (3-States)
- TC74HC4052AP (1R405200)
 Differential 4-Channel
 Multiplexer/Demultiplexer
- TC4093BP (IG043300)
 Quad 2-Input NAND Schmitt Trigger








- PCM56P (XB637001)
 Digital Analog Converter
- M5238P (XA013001)
- RC4558D-V (IG001390)
- NJM4556 (IG042500)
 Dual Operational Amplifier





ERROR MESSAGES

MIDI		
Display	Error Message	
MIDI buffer full !	When the SY77 attempted to receive or transmit a large amount of MIDI data, its handling capacity was exceeded.	
MIDI data error !	An error occurred when receiving MIDI data.	
MIDI checksum err !	An error occurred when receiving bulk data.	
Data empty I	There is no data to transmit.	
Bulk rejected; song exist!	Since the selected song number already exists in sequencer memory, the sequence data (bulk) was not received. Select an unused song.	
Song memory full!	When receiving sequence data (bulk), the internal memory capacity was exceeded, and not all the data was received.	
Device number is off!	Since the device number is off, bulk data cannot be transmitted or received.	
Device number mismatch!	Since the device numbers did not match, the bulk data was not received.	
Bulk canceled by EXIT!	While receiving bulk data, EXIT was pressed to abort the operation.	
Bulk protected !	Since the bulk protect is on, the bulk data was not received.	

Data card		
Display Error Message		
Data card not ready I	The data card is not correctly inserted into the slot.	
Card protected !	Since the memory protect switch of the card is on, data cannot be saved to the card.	
Illegal formatt I	The card is the wrong format.	
Verify error!	The data was not correctly saved.	

Wave card		
Display Error Message		
Wave card not ready!	The wave card is not correctly inserted into the slot.	
Different wave card (ID=) I	The wave card which is inserted is not the one used by the voice or multi.	
ID Number mismatch !	A multi includes voices which use two or more wave.	

Disk		
Display	Error Message	
Disk not ready I	The disk is not correctly inserted into the disk drive.	
Illegal change	During the backup operation, the original and back up disks were inserted in the wrong order.	
Illegal disk !	The data in the disk is faulty.	
Bad disk !	The disk is faulty.	
File not found!	The file was not found.	
Write protected !	The disk is write protected.	
Disk full I	There is no more memory available on the disk.	
Directory full !	The directory area on the disk is full, and new files cannot be created.	
Media type error 1	The disk is the wrong type.	
Illegal file I	The file is not for the SY77.	
Sequencer memory full !	The sequencer memory is full.	

Sequencer and display		
Display	Error Message	
Please stop sequencer I	The sequencer cannot play during disk or card loading or saving or during bulk data transmission.	
Illegal time !	You attempted to execute the Get Pattern operation, but the time signature was incorrect.	
Range is exceeded 1	The parameter you specified in an edit job is beyond the valid range.	
Data not Found !	When you executed the Search Part operation in Chain Pattern, the specified data was not found.	
Illegal input!	You attempted to enter an invalid data value in Edit Insert mode.	
Internal buffer full !	More sequence data was played back than could be sounded.	

Battery		
Display	Error Message	
Change internal battery !	The internal backup battery needs to be replaced.	
Change card battery !	The card backup battery needs to be replaced.	

Other		
Display Error Message		
Use bank D !	4 element voices can be stored (or copied) only to bank D.	
Please stop sequencer I	Please stop the sequencer and try the operation once again.	
Illegal mark !	You attempted to mark a display which does not allow marking.	
Use bank A-C !	The voice must be stored in bank A, B, or C.	

■エラーメッセージ

MIDI関係			
ディスプレイ表示	メッセージの内容		
MIDI buffer full!	一度に多量のMIDIデータが送受信されたため、送受信ができません。データ量を減らしてください。		
MIDI data error	MIDIデータを受信した際、異常がありました。		
MIDI checksum err!	パルクデータの受信の際、異常がありました。		
Data empty!	シーケンスデータ(パルク)を送信しようとしましたが、データが内部にありません。		
Bulk rejected; song exists I	現在選ばれているソング番号に、すでに別のデータが入っているため、シーケンスデータ(パルク)を受信できません。		
Bulk canceled by EXIT!	シーケンスバルクデータ受信中に「EXIT」が押されたので、データの受信を中止しました。シーケンスデータはクリアされた状態となります。		
Song memory full !	シーケンスデータ(バルク)を受信した際、内部メモリーが一杯になってしまい、 データを全て受信できません。		
Bulk protected !	バルクプロテクトがオンになっているため、バルクデータの受信ができません。		
Device number is off	デバイスナンバーがオフになっているため、バルクデータの送受信ができません		
Device number mismatch!	デバイスナンバーのチャンネルが一致していないため、バルクデータの受信ができません。		

データカード関係		
ディスプレイ表示 メッセーシの内容		
Data Card not ready!	カードが本体に正しくセットされていません。	
Card protected!	カード自休のプロテクトスイッチがオンになっているため、データのセーブおよ びオートストアができません。	
Illegal format!	カードのフォーマットが違います。	
Verify error!	カードのセーブが正しく行われていません。	

ウェイブカード関係		
ディスプレイ表示	メッセージの内容	
Wave card not ready!	ウェイプカードが本体に正しくセットされていません。	
Different wave card (ID=) !	プレイしようとしているポイスで使用されるべきウェイブフォームは、現在カー ドスロットにセットされているものと異なるウェイブフォームカードのものです。	
ID Number mismatch!	同時には、1つのウェイブフォームカードしか使用できないにも関わらず、マルチを構成する各々のボイスが必要とするウェイブフォームカードが異なるため、正常に発音しません。	

	ディスク関係
ディスプレイ表示	メッセージの内容
Disk not ready!	ディスクが本体に正しくセットされていません。
Illegal change!	バックアップ作業中に、新旧のディスクの順番を間違って挿入しました。
lllegal disk !	ディスク内のデータ不良です。
Bad disk!	ディスク不良です。
File not found!	ファイルが見つかりません。
Write protected !	ディスクがプロテクトされています。
Disk full !	ディスクのメモリーが一杯です。
Directory full!	ディレクトリのエリアが一杯で、ファイルが作れません。
Media type error!	ディスクの種類が違います。
Illegal file!	本機用のファイルではありません。
Sequencer memory full!	シーケンス用の内部メモリーが一杯です。

シーケンサー関係						
ディスプレイ表示	メッセージの内容					
Please stop sequencer!	ディスク、カードとのロード、セーブあるいは、バルクトランスミットなどは、 シーケンサーがプレイされているときに実行することはできません。					
Illegal time !	ゲットパターンを実行しようとしたが、設定されている拍子が異なっています。					
Range is exceeded!	エディットジョブで指定したパラメータは設定できる範囲を超えています。					
Data not Found!	チェインパターンでサーチパートを実行したが、目的のデータはありませんでした。					
lllegal input!	エディットのインサートモードで入力しようとしたデータの値が正しくありません。					
Internal buffer full!	シーケンサーを再生している時、シーケンスデータが多くて全てを発音すること ができません。					

電池関係					
ディスプレイ表示	メッセージの内容				
Change internal battery!	本体内のバックアップパッテリーが寿命です。				
Change card battery!	カードのバックアップバッテリーが寿命です。				

その他					
ディスプレイ表示	メッセージの内容				
Use bank D!	4エレメントタイプのボイスは、バンクDにしかストアできません。 Disk 1 Voice loadの時、セーブ時にバンクDにあったボイスは、バンクDにしか ロードできません。				
Use bank A-C!	Disk 1 Voice loadの時、セーブ時にバンクA-Cにあったボイスは、バンクA-Cに しかロードできません。				
Illegal mark!	現在の画面には、マークすることはできません。				

■ TEST PROGRAM

VERSION DISPLAY MODE

In order to verify the ROM versions of the SY77, you may want to initiate the Version Display Mode. To initiate this mode press and hold the IVoice], the [INTERNAL], and the [1] switches then the versions of the MAIN ROM and SEQUENCE (SEQ) ROM will be displayed. Press [EXIT] to return to the main program.

A. HOW TO ENTER THE TEST PROGRAM

Turn on the power switch of the SY77 and wait until the LCD has initialized and displays a normal operating mode message. While pressing the [VOICE] switch, press and hold the [BANK D] switch then the [8] switch. The SY77 will run the INITIAL TEST routine (refer to the INITIAL TEST section for details) and indicate that you have entered the Test Program by displaying the following message.

SY77 TEST Ver #. ## ### Please Select

Main ROM: Yersion #. # 1989-10-77

SEQ. ROM: Version #. # 1989-10-77

[-1]: AUTO [+1]: MANUAL

[COFY]: Fact. set [EXIT]: Exit

Use the [-1], [+1], [COPY], or [EXIT] panel switches to select the appropriate test mode. If you press [-1], the auto test mode will be initiated. If you press [+1], the MANUAL test mode will be initiated. If you press [COPY], the SY77 will execute Test 48, "48. Factory settings", and then automatically exit the test mode and return to play mode (refer to Test 48 for details).

If you press [EXIT], you will exit the test mode and return to the play mode. The MANUAL mode is the preferred method of running the test program because it allows you to select or jump to any test and execute it. AUTO mode automatically executes each test in a fixed order. Some of the tests in the AUTO mode are automatically executed due to the nature of the test. In the AUTO mode simply press the $\{+1\}$ switch to exit and automatically execute the next test or press [EXIT] to abort the test, then press $\{+1\}$ to automatically execute the next test.

B. PROCEEDING THROUGH THE TESTS

(**MOST OF THESE FUNCTIONS MAINLY PERTAIN TO THE MANUAL TEST MODE**) When you enter the test program, the following display will appear.

```
*** SY77 TEST Yer *. ** *** MODE : MANUAL

* 01 : RON CHECK
02 : RAM Read/Write
03 : SEQENCER ROM
04 : SEQENCER RAM
05 : RAM Battery
```

Use the [+1], [-1], [ENTER], [COPY], [PAGE+], [PAGE-], [EXIT], or the numeric key pad, or the rotary encoder to move through the various tests of the test program.

Pressing: [+1] will execute the test which follows the current test.

[-1] will execute the test which precedes the current test.

[ENTER] will execute the currently selected test.

[PAGE+] will select the test which follows the current test and displays the test items. [PAGE-] will select the test which precedes the current test and displays the test items.

[EXIT] will execute Test 49, "49. EXIT" (refer to Test 49 for details).

The numeric keys 0 through 9 of the entry pad can be used to enter a two-digit number to directly select a test. Simply enter the number and then press the [ENTER] switch. For example, if you would like to select TEST 6, press [0], [6] then press the [ENTER] switch.

TEST SELECTION WHEN AN ERROR IS DETECTED

In each of the following tests listed below, if an NG (No Good) error is detected, the following operations of the test will make the SY77 wait for the entry of a test number. You can then retry the test or perform another test. If you press [EXIT], the SY77 will wait for the entry of a test number.

9. Panel switches

10. Pitch bend

11. Modulation wheel 1

12. Modulation wheel 2

13. Data entry

14. Rotary encoder

15. Keyboard

16. Aftertouch

17. MIDI IN/OUT/THRU

18. Card insert

20. Card protect switch

22. Wave card insert

25. Disk eject -

26. Breath controller

27. Foot volume

28. Foot controller

47. Jacks all off

29. Sustain switch

30, Foot switch

INITIAL TEST

The following tests will be performed automatically when the test program is initiated.

- A. Read/write check for the SRAM (IC130) work area of the DM1 circuit board.
- B. Checks the interrupt levels of both M3 ICs (IC205 & IC228) of the DM2 circuit board.

DISPLAY OF TEST RESULTS

If each test checks OK then the Test program proceeds to the Test Program entry display. If Test A is NG the RAM WORK AREA may be at fault and the display will indicate:

** IC130(RAM) ERROR, TEST ABOARTED **

If Test B is NG then the error may be related to one of the M3 IC's IRQ levels. The display will indicate the error by showing the following message:

* M3 1RQ CHECK ERROR, TEST ABOARTED *

EXITING THE TEST

This test automatically proceeds to the Test Program entry display if the items under test are OK. If an error message occurs turn the power off and then on again to exit the test. However, a RAM ERROR may not allow the SY77 to function normally.

TEST PROGRAM TEST 1-49 (MANUAL MODE OPERATION)

1. TEST 1: SYSTEM ROM TEST

* 01; ROM CHECK

Performs a read test on the ROM for the following addresses.

IC123:80000h-8000Fh

IC124: A0000h - A000Fh

IC125: C0000h - C000Fh

IC 126: E0000h - E000Fh

(This test checks only 16 bytes.)

DISPLAY OF TEST RESULTS

4:10126 0K * 01: ROM CHECK OK. (the number of the last-tested IC). or * 01; ROM CHECK n:1Cxxx NG NG

(where n = ROM # and xxx = IC #)

TEST END

Ends after displaying the results.

2. TEST 2: SYSTEM RAM TEST

* O2: RAB Read/Wrlte

Performs a read/write test of RAM on the following addresses.


IC 127: 40000h - 47FFFh

IC128: 48000h -- 4FFFFh

IC129: 50000h - 57FFFh

IC130: 58000h - 5FFFFh (Only 1024 bytes)

DISPLAY OF TEST RESULTS



TEST END

Ends after displaying the results. All RAM data is preserved.

3. TEST 3: SEQUENCER ROM TEST

+ 03: SEQENCER ROM

Performs a read test on the ROM (IC151) of DM1 circuit board.

DISPLAY OF TEST RESULTS



TEST END

Ends after displaying the results.

4. TEST 4: SEQUENCER RAM TEST

+ 04: SEQENCER RAM

Performs a RAM read/write test on all addresses of IC153 (RAM 1), IC158 (RAM 2) and IC159 (RAM 3).

DISPLAY OF TEST RESULTS

(e.g. if RAM 2 is NG, an x will mark out the RAM 2 number indicating that it is no good.)

TEST END

Ends after displaying the results. All RAM data is preserved.

5. TEST 5: RAM BACKUP BATTERY TEST

* 05: RAN Battery

This test checks that the voltage of the RAM backup battery is greater than 2.8V and less than 4.1V.

DISPLAY OF TEST RESULTS

TEST END

Ends after displaying the test results.

6. TEST 6: LCD-ALL DOTS "ON" TEST

* 06: LCD All On

Check that all dots of the LCD change to black (ON).

DISPLAY OF TEST RESULTS

First, the display indicates "* 06 LCD All On", then all dots of the LCD change to black (ON).

TEST END

Press [EXIT] to end the test. The display shown below will appear and the SY77 will wait for you to enter a test number.

06: LCD All On

7. TEST 7: LCD - ALL DOTS "OFF" TEST

* 07: LCD A11 011

Check that all dots change to white (OFF).

DISPLAY OF TEST RESULTS

First, the display indicates "* 06 LCD All OFF", then all dots of the LCD change to white (OFF).

TEST END

Press [EXIT] to end the test. The display shown below will appear and the SY77 will wait for you to enter a test number.

* 07: 1CD AII Off


8. TEST 8: LED ON/OFF TEST

* 08: LED Check

Check that each red LED blinks once in succession from the left end of the unit (refer to the diagram shown below) and then verify that all red LEDs blink together. Next, check that each green LED blinks once, and then all green LEDs blink together. The currently blinking LEDs will be displayed in the LCD as follows.

(e.g. The red RECORD LED is blinking)

Check that all LEDs blink. (21 of the 32 LEDs are dual-color red/green LEDs)



Note: (⊚) indicates a dual-color LED. (○) indicates a single-color LED.

TEST END

Press [EXIT] to end the test. The SY77 will then be waiting for the entry of a test number.

9. TEST 9: PANEL SWITCH TEST


* 09: Panel Switch

Press the panel switches consecutively from the [VOICE] switch to switch I16], according to the order indicated by the LCD display.

* 09; Panel Switch Push REC

(e.g. When checking [RECORD])

The switch pressing order is displayed in the diagram below. If the switch is OK, a beep will sound and you should proceed to test the next switch. If the wrong switch is pressed an unexpected code is sent from the PKS CPU, and the error message NG will be displayed and no sound will be heard. At this time, if the correct switch is pressed then the proper code is received. You will then be able to proceed to test the next switch. The display will indicate OK, if all switches are good.



DISPLAY OF TEST RESULTS

OK	*	09:	Panel	Switch	Fusli	16		ok
NG	*	09:	Pane i	Switch	Push	REC	17	Err

TEST END

When switch [16] is pressed, OK is displayed and the test will end. During the test, if NG is detected, refer to section B, "B, PROCEEDING THROUGH THE TESTS".

10. TEST 10: PITCH BEND WHEEL TEST

	10.	Pitch	band	5 D	99	
+	10.	711011		30	03	

According to the target value displayed on the LCD, slowly move the pltch bend wheel. Check that the value changes from 50 to 99 then to 00 and back to 50 (in other words, center to top then to bottom and back to center).

						Ĺ
*	10:	Pitch	Bend	ХX	уу	

(where xx = current pitch bend value and yy = next target value)

DISPLAY OF TEST RESULTS

OK	≠ 10: Pitch Bend	50	50	0K
NG	* 10; Pitch Bend	x x	Center	NG

(If the pitch bend value at the beginning or end of the test is not center, then xx indicates the pitch bend value when NG was detected).

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

11. TEST 11: MODULATION WHEEL 1 TEST

4	1	1:	Modulation	W111	00	20-80	1
							ı

According to the target value displayed on the LCD, slowly move modulation wheel 1. Check that the value changes from $00\rightarrow20\rightarrow80\rightarrow99$ then back down to $80\rightarrow20\rightarrow00$ (in other words, from bottom to top the back to the bottom).

*	11:	Modelation	YH1	ХX	уу
*	11:	Rodulation	WH1	хх	y y - z z

(where xx = current value of modulation wheel 1, yy and zz are the next target values)

DISPLAY OF TEST RESULTS

OK # 11; Hodulation #111 00 00 0K

NG (No change in display message)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section 8, "B. PROCEEDING THROUGH THE TESTS".

12. TEST 12: MODULATION WHEEL 2 TEST

Before beginning this test, move modulation wheel 2 to the center position. According to the target value displayed on the LCD, slowly move modulation wheel 2. Check that the value changes from 50 to 99 then to 00 and back to 50 (in other words, from center to top then to bottom and back to center).

	*	12:	Hodulation	¥112	хх	y y	
	*	12:	Modulation	WII 2	хх	y y - z z	

(where xx = current value of modulation wheel 2, yy and zz are the next target values)

DISPLAY OF TEST RESULTS

ОК	* 2 :	Modulation	¥112	50	50	OK
NG	(No chan	ge in display	mess	age)		

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

13. TEST 13: DATA ENTRY SLIDER TEST

ì						-
	* 13:	Data	Entry	0 0	20-80	

According to the target value displayed on the LCD, slowly move the data entry slider. Check that the value changes from $00\rightarrow20\rightarrow80\rightarrow99$ and the back down to $80\rightarrow20\rightarrow00$ (in other words, from the bottom to the top and back down to the bottom).

*	13:	Data	Entry	χX	уу .	
*	13:	Data	Entry	xx	уу-гг	

(where xx = current value of data entry, yy and zz are the next target values)

DISPLAY OF TEST RESULTS

ОК	* 13:	ata Entry	00	00	0 K
NG	(No change	e in display me	ssage)		

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B, PROCEEDING THROUGH THE TESTS".

14. TEST 14: RDTARY ENCODER (DATA ENTRY WHEEL) TEST

*	14:	R-Encoder	Right	00	

Rotate the rotary encoder (deta entry wheel) to the right es indicated by the LCD display. Check that the value on the LCD changes from Right 00→Left 00→Left 01 (in other words, first rotate to the right then to the left).

*	14:	R-Encoder	Right	хх
*	14:	R-Encoder	Left	ХX

(where xx = current value)

DISPLAY OF TEST RESULTS

OK * 14: R-Encoder Left 01 OK

NG (No change in display message)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B, PROCEEDING THROUGH THE TESTS".

15. TEST 15: KEYBOARD TEST

* 15: Keyboard Check

Play a scale on the keyboard from C1 to C6 with a steady and even touch.

* 15: Keyboard Check Push CI

(e.g. in the case of C1)

If the key switch is ok, the note will sound and you should proceed to play the next key. If you play the wrong key this will produce an unexpected code to the PKS CPU and Err will be displayed. As a result the sound of that note will not be heard. However, if the right key is played following the playing of the wrong key, then correct code is received and the note for that key will sound. You can then proceed to play the next key. If all key switches are good then OK will be displayed on the LCD.

DISPLAY OF TEST RESULTS

TEST END

When you play the C6 key and OK is displayed, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

16, TEST 16: AFTERTOUCH TEST

*	16:	After	Touch	. 00	20-80	
---	-----	-------	-------	------	-------	--

According to the target value displayed on the LCD, press a key on the keyboard. Check that the value changes from $00 \rightarrow 20 \rightarrow 80 \rightarrow 99$ and back down to $80 \rightarrow 20 \rightarrow 00$ (in other words, apply light pressure and increase pressure to a heavier touch then decrease back to a light touch).

	16:	After	Touch	ХХ	уу	
*	16:	After	Touch	ХX	y y - z z	

(where xx=the current aftertouch value, yy and zz are the next target values)

DISPLAY OF TEST RESULTS

OK 16: After Touch 00 00 OK

NG (No change in display message)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B, PROCEDING THROUGH THE TESTS".

17. TEST 17: MIDI TEST

* 17: HiDi (1/0/T)

After connecting the MIDI IN to the MIDI OUT via a MIDI cable, execute the test. The following message will appear on the LCD.

* 17: NIDI (1/0/I) Ix:yy Rx:zz

TEST END

When you press [EXIT] the test will end and the SY77 will wait for a test number to be entered. If an NG error occurs, because unexpected data was received, the test will end at that point. If an NG error occurs because no data was received within a certain time, the test will continue until [EXIT] is pressed.

18. TEST 18: DATA CARD INSERT TEST

* 18: D-Card Insert 0

Insert a RAM card (MCD64) into the DATA card slot and execute the test. Check that when you remove and insert the card back into the slot, the number on the display changes from 0 to 1 and that the OK result is displayed.

DISPLAY OF TEST RESULTS

OK 18: D-Card Insert 1 OK

NG (No change in display message)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

19. TEST 19: DATA CARDS READ/WRITE TEST

* 19: D-Card R/Write

This performs a read/write test on the following addresses of the RAM cards.

CARD 1: 20000h - 27FFFh

CARD 2: 28000h - 2FFFFh

Insert a RAM cards with the memory protect turned off and execute the test.

DISPLAY OF TEST RESULTS

TEST END

After displaying the results, the test will end. All card data is preserved.

20. TEST 20: DATA CARD PROTECT SWITCH TEST

* 20; D-Card Protect C

Use a RAM card to check that the card protect switch status is being read. Check that when the switch is set from "protect off" to "protect on", the number on the display changes from 0 to 1 and that the **OK** result is also displayed.

DISPLAY OF TEST RESULTS

OK * 20: B-Card Protect 1 OK

NG (No change in display)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

21. TEST 21: RAM BACKUP BATTERY TEST

* 21: D-Card Battery

This test checks that the voltage of the RAM card backup battery.

DISPLAY OF TEST RESULTS

TEST END

Ends after displaying the test results.

22. TEST 22: WAVEFORM CARD INSERT TEST

* 22: W-Card Insert 0

Check that when a waveform card is inserted into the slot, the number on the display changes from 0 to 1 and that the OK result is displayed.

DISPLAY OF TEST RESULTS

NG (No change in display)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B, PROCEEDING THROUGH THE TESTS".

23. TEST 23: WAVEFORM CARD READ TEST

\$ 23: W-Card Read

This test is utilized by the factory and it is not intented for field service use.

24. TEST 24: DISK READ/WRITE TEST

* 24: Disk Read/Write

Use a blank disk to test the disk format. This test will write and read two types of data. Testing is performed on the following tracks.

SIDE 0 : TRACK 40 (sector 4) - TRACK 00 (sector 1) - TRACK 79 (sector 9) SIDE 1 : TRACK 40 (sector 4) - TRACK 00 (sector 1) - TRACK 79 (sector 9)

Insert a blank disk with the write protect off and execute the test.

DISPLAY OF TEST RESULTS

(where x = side or head number, yy = track or cylinder number, and nunnnn: condition at time of error)

TEST END

After displaying the results, the test will end.

25. TEST 25: DISK EJECT TEST

* 25: Disk Elect 0

Insert a blank disk and execute the test. Check that when the eject button is pressed and the disk is removed, the number on the display changes from 0 to 1 and that the OK result is displayed.

DISPLAY OF TEST RESULTS

OK # 25: Disk Elect 1 OK

NG (No change in display message)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEDING THROUGH THE TESTS".

26. TEST 26: BREATH CONTROLLER TEST

* 26; Breath Control 99 00

Connect a breath controller and blow into it. Check that the number on the display changes from $00 \rightarrow 01 \rightarrow 20 \rightarrow 80 \rightarrow 95 \rightarrow 99 \rightarrow 80 \rightarrow 20 \rightarrow 01 \rightarrow 00$ (in other words, off to strong and back to off).

◆ 26: Breath Control xx yy~zz

(where xx = current breath control value, yy and zz are the next target values)

DISPLAY OF TEST RESULTS

NG (No change in display)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B, PROCEEDING THROUGH THE TESTS".

27. TEST 27: FOOT VOLUME TEST

* 27: Foot Yolume 00 20-80

Connect a foot controller and operate it throughout its range. Check that the number on the display changes from $00 \rightarrow 01 \rightarrow 20 \rightarrow 80 \rightarrow 95 \rightarrow 99 \rightarrow 95 \rightarrow 80 \rightarrow 20 \rightarrow 01 \rightarrow 00$ (in other words, starting from the raised position then to the lowered position and back to the raised position).

* 27; Foot Yolume xx yy-zz

(where xx = current foot volume value, yy and zz are the next target values)

DISPLAY OF TEST RESULTS

OK * 27; Foot Volume xx 00 OK

(where xx = foot volume value at end of test)

NG (No change in display)

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

28. TEST 28: FOOT CONTROLLER TEST

* 28: Foot Control 90 20-80

Connect a foot controller and operate it throughout its range. Check that the number on the display changes from $00 \rightarrow 01 \rightarrow 20 \rightarrow 80 \rightarrow 95 \rightarrow 99 \rightarrow 95 \rightarrow 80 \rightarrow 20 \rightarrow 01 \rightarrow 00$ (in other words, starting from the raised position then to the lowered position and back to the raised position).

* 28: Foot Control xx yy-zz

{where xx=current foot controller value, yy and zz are the next target values}

OISPLAY OF TEST RESULTS

TEST ENO

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

29. TEST 29: SUSTAIN SWITCH TEST

* 29: Sustaln 1

Connect a sustain switch and press it on and off. Check that the number on the display changes from 1 to 0 then back to 1 and verify that the OK result is displayed.

OISPLAY OF TEST RESULTS

TEST END

After displaying the result, the test will end. If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

30. TEST 30: FOOT SWITCH TEST

* 30: Foot Switch |

Connect a foot switch and press it on and off. Check that the number on the display changes from 1 to 0 then back to 1 and verify that the OK result is displayed.

OISPLAY OF TEST RESULTS

OK # 30: Foot Switch 1 0K

NG (No change in display)

TEST END

After displaying the result, the test will end, If NG is detected during the test, refer to section B, "B. PROCEEDING THROUGH THE TESTS".

31. TEST 31: 1 kHz FM SOUND OUTPUT (OUTPUT L1) TEST

* 31: | KHz to Li-> Li

Check that the correct signal is output from OUTPUT L1 and PHONES (L) jacks.

The signal route is as follows:

The digital representation of the 1 kHz signal is output from SO0 terminal (channel 0) of OPS3 IC (IC251) to INDV1 terminal (channel 13) of the M3 IC (IC228). From the INDV1 terminal of the M3 IC, the signal sent to the IN1 terminal of the PANI21 IC (IC230). From the PANI21 IC, the signal is output from the \$1 and \$2 terminals. The signal is then sent to the MIX1 inputs of the MIX3 ICs (IC242 and IC243). Now the signal is sent out of the MIX3 ICs via the MXD terminals which feeds the signal to the SI1 and SI2 inputs of the AFD0 (FLOATING POINT CONVERTER) IC. The AFD0 and the DAC work together to produce the analog that is output from the CH1 (Channel 1) terminal. The signal goes to the analog circuits and is output from the OUTPUT L1 jack. It should be noted that the active low FMSEL signal must be at a 0 volt or LOW logic level in order to output this signal.

ITEMS TO CHECK

Insert the appropriate 1/4" phone plugs into each output jack and check OUTPUT L1, OUTPUT L2, OUTPUT R1, OUTPUT R2, and PHONES (L/R) outputs. If necessary, verify the frequency, output waveform, output level, and THD of each output using a frequency counter, oscilloscope, AC voltmeter (with 12.47 kHz filter) and distortion meter. The volume control must be set at maximum for these checks. While sounding, the LCD will display the following message:

* 31: 1KHz to L1-> L1 Output On

Listed below are the specifications and conditions of each output during this test.

OUTPUT L1: 1kHz ± 1.5Hz, sine wave, distortion 0.2%, -1.0dB ± 2dB (10k ohm load1

OUTPUT L2: less than -70dB OUTPUT R1: less than -70dB OUTPUT R2: less than -70dB

PHONES (L): 1kHz, sine wave, distortion 0.2% or less, +5.0dB ±2dB (150 ohm load)

PHONES (R) : less than -60dB

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 31: IKHz to LI-> LI Output Off

32. TEST 32: 1kHz FM SOUND OUTPUT (OUTPUT R1) TEST

* 32: 1KHz to R1-> R1

ITEMS TO CHECK

Check that the correct signal is output from OUTPUT R1 and the PHONES (R) jacks.

The basic signal route is the same as it was in TEST 31 except the signal is output from the CH2 (Channel 2) of the AFDO IC.

Insert the appropriate 1/4" phone plugs into each output jack and check OUTPUT L1, OUTPUT L2, OUTPUT R1, OUTPUT R2, and PHONES (L/R) outputs. If necessary, verify the frequency, output waveform, output level, and THD of each output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for these checks. While sounding, the LCD will display the following message:

* 32: IKHz to RI-> RI Output On

Listed below are the specifications and conditions of each output during this test.

OUTPUT R1: 1kHz ± 1.5Hz, sine wave, distortion 0.2%, -1.0dB ± 2dB (10k ohm load)

OUTPUT R2: less than -70dB OUTPUT L1: less than -70dB OUTPUT L2: less than -70dB PHONES (L): less than -60dB

PHONES (R): 1kHz, sine wave, distortion 0.2% or less, +5.0dB±2dB (150 ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 32: |KHz to RI-> Ri Output Off

33. TEST 33: 1kHz FM SOUND OUTPUT (OUTPUT L2) TEST

33: IKHz to 12-> L2

ITEMS TO CHECK

Check that the correct signal is output from OUTPUT L2 and the PHONES (L) jacks.

The basic signal route is the same as it was in TEST 31 except the signal is output from the CH3 (Channel 3) of the AFDO IC.

Insert the appropriate 1/4" phone plugs into each output jack and check OUTPUT L1, OUTPUT L2, OUTPUT R1, OUTPUT R2, and PHONES (L/R) outputs. If necessary, verify the frequency, output waveform, output level, and THD of each output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for these checks. While sounding, the LCD will display the following message:

33: IKMz to L2-> L2 Output On

Listed below are the specifications and conditions of the output during this test.

OUTPUT L2 : 1kHz ± 1.5Hz, sine wave, distortion 0.2%, -1.0dB ± 2dB (10k ohm load)

OUTPUT L1: less than - 70dB OUTPUT R1: less than - 70dB OUTPUT R2: less than - 70dB

PHONES (L): 1kHz, sine wave, distortion 0.2% or less, +5.0dB±2dB (150 ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 33; 18Hz to L2-> L2 Output Off

34. TEST 34: 1kHz FM SOUND OUTPUT (OUTPUT R2) TEST

* 34: IKHz to R2-> R2

ITEMS TO CHECK

Check that the correct signal is output from OUTPUT R2 and the PHONES (R) jacks.

The basic signal route is the same as it was in TEST 31 except the signal is output from the CH4 (Channel 4) of the AFDO IC.

Insert the appropriate 1/4" phone plugs into each output jack and check OUTPUT L1, OUTPUT L2, OUTPUT R1, OUTPUT R2, and PHONES (L/R) outputs. If necessary, verify the frequency, output waveform, output level, and THD of each output using the previously specified test equipment (refer

to TEST 31). The volume control must be set at maximum for these checks. While sounding, the LCD will display the following message:

```
    34: {Kilz to R2→ R2 Output On
```

Listed below are the specifications and conditions of each output during this test.

OUTPUT R2: 1kHz ± 1.5Hz, sine wave, distortion 0.2%, -1.0dB ± 2dB (10k ohm load)

OUTPUT R1 : less than -70dB OUTPUT L1 : less than -70dB OUTPUT L2 : less than -70dB

PHONES (R): 1kHz, sine wave, distortion 0.2% or less, +5.0dB±2dB (150 ohm load)

TEST ENO

Ptess [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

```
* 34: IXflz to R2-> R2 Output Off
```

35. TEST 35: 1kHz FM SOUND OUTPUT (OUTPUT L2 OUTPUT L1) TEST

ITEMS TO CHECK

Check that when the plug connected to OUTPUT L2 is pulled out, the signal being output from OUTPUT L2 is now output from OUTPUT L1. The basic signal route is the same as it was for TEST 33

Insert the appropriate 1/4" phone plug into OUTPUT L1 and verify, if necessary, the frequency, output waveform, output level, and THD of this output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for this test. While sounding, the LCD will display the following message:

The specifications for this test are as follows:

OUTPUT L1: 1kHz, sine wave, -1.0dB ± 2dB (10k ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

35: 1KHz to L2-> L1 Output Olf

36. TEST 36: 1kHz FM SOUNO OUTPUT (OUTPUT R2 OUTPUT R1) TEST

* 36: 1K11z to R2-> R1

ITEMS TO CHECK

Check that when the plug connected to OUTPUT R2 is pulled out, the signal being output from OUTPUT R2 is now output from OUTPUT R1. The basic signal route is the same as it was for TEST 34.

Insert the appropriate 1/4" phone plug into OUTPUT R1 and verify, if necessary, the frequency, output waveform, output level, and THD of this output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for this test. While sounding, the LCD will display the following message:

* 36: 1KHz to R2-> R1 Output Off

The specifications for this test are as follows:

OUTPUT R1 : 1kHz, sine wave, $-1.0dB \pm 2dB$ (10k ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 36: 1KHz to R2-> R1 Output Olf

37. TEST 37: 1kHz FM SOUND OUTPUT (OUTPUT R1→OUTPUT L1) TEST

* 37: 1KHz to RI-> L1

ITEMS TO CHECK

Check that when the plug connected to OUTPUT R1 is pulled out, the signal being output from OUTPUT R1 is now output from OUTPUT L1. The basic signal route is the same as it was for TEST 32.

Insert the appropriate 1/4" phone plug into OUTPUT L1 and verify, if necessary, the frequency, output waveform, output level, and THD of this output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for this test. While sounding, the LCD will display the following message:

* 37: IKNz to Ri-> 11 Output On

The specifications for this test are as follows:

OUTPUT L1 : 1kHz, sine wave, -1.0dB ± 2dB (10k ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 37: IKHz to RI-> Li Ontput Off .

38. TEST 38: 1kHz FM SOUND OUTPUT (EFFECT 0→OUTPUT L1) TEST

* 38: Ellect_0 to L1

ITEMS TO CHECK

The basic signal route is the same as it was for TEST 31 except that the signal is sent out of CH1 through CH4 (Channels 1-4). In other words, a signal is output to OUTPUT L1, OUTPUT L2, OUTPUT R1 and OUTPUT R2. With no 1/4'' phone plugs inserted, the signals from these outputs will all be sent to OUTPUT L1.

Insert the appropriate 1/4" phone plug into OUTPUT L1 only and verify, if necessary, the frequency, output waveform, output level, and THD of this output using the previously specified test equipment (refer to TEST 31).

The volume control must be set at maximum for this test. While sounding, the LCD will display the following message:

\$ 38: Effect_0 to 11 Output On

The specifications for this test are as follows:

OUTPUT L1: 1kHz, sine wave, distortion 0.3% or less, +11.0dB±2dB (10k ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 38: Ellect_O to Li Output Olf

39. TEST 39: 1kHz FM SOUND OUTPUT (EFFECT 1→OUTPUT L1) TEST

* 39: Effect_1 to Li

There are two signal paths for this test. The basic signal path is the same as it was for TEST 31 except for the following:

SIGNAL PATH 1

The signal from the PAN IC is input to pin 2 (SIO terminal) of the LEF (1) IC (IC 232) via pin 9 of IC 254. The signal is then output from pin 4 (SOO terminal) of the LEE (1) IC to pin 10 (SIO terminal) of the LDSP (1) IC (IC 236).

The LDSP(1) IC outputs the signal via pin 33 (SO0 terminal) to pin 2 (MIX2 terminal) of MIX3 (1) IC (IC242). This ultimately produces signal output from OUTPUT L1 and OUTPUT R1.

SIGNAL PATH 2

The signal from the PAN IC is input to pin 2 (SI0 terminal) of the LEF (2) IC (IC233) via pin 19 of IC254. The signal is then output from pin 4 (SO0 terminal) of the LEF (2) IC to pin 10 (SI0 terminal) of the LDSP (2) IC (IC237). The LDSP (2) IC outputs the signal via pin 33 (SO0 terminal) to pin 2 (MiX2 terminal) of MIX3 (2) IC (IC243). This ultimately produces signal output from OUTPUT L2 and OUTPUT R2.

It should be noted that the LEF ICs use their associated DRAM ICs and the LDSP ICs use their associated PSRAM to process the signals for this test.

ITEMS TO CHECK

Insert the appropriate 1/4" phone plug into OUTPUT L1 only and verify, if necessary, the frequency, output waveform, output level, and THD of this output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for this test.

While sounding, the LCD will display the following message:

* 39: Elfect_1 to 11 Output On

The specifications for this test are as follows:

QUTPUT L1: 1kHz, sine wave, distortion 0.3% or less, +11.0dB±2d8 (10k ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 39; Ellect_1 to LL Output Off

40. TEST 40: 1kHz FM SOUND OUTPUT (EFFECT 2→OUTPUT L1) TEST

* 40: Elfect-2 to 11

There are two signal paths for this test. The basic signal path is the same as it was for TEST 31 except for the following:

SIGNAL PATH 1

The signal from the PAN IC is input to pin 2 (SIO terminal) of the LEF (2) IC (IC233) via pin 19 of IC254. The signal is then output from pin 4 (SOO terminal) of the LEF (2) IC to pin 11 (SI1 terminal) of the LDSP (1) IC (IC236). The LDSP (1) IC outputs the signal via pin 33 (SOO terminal) to pin

11 (SI1 terminal) of the LDSP (2) IC (IC237). From the LDSP (2) IC, pin 33 (SO0 terminal), the signal is output to pin 3 (MIX3 terminal) of MIX3 (1) IC (IC242). This ultimately produces signal output from OUTPUT L1 and OUTPUT R1.

SIGNAL PATH 2

The signal from the PAN IC is input to pin 2 (SI0 terminal) of the LEF (2) IC (IC233) via pin 19 of IC254. The signal is then output from pin 5 (SO1 terminal) of the LEF (2) IC to pin 4 (MIX4 terminal) of MIX3 (2) IC (IC243). This ultimately produces signal output from OUTPUT L2 and OUTPUT R2. It should be noted that the LEF ICs use their associated DRAM ICs and the LDSP ICs use their associated PSRAM to process the signals for this test.

ITEMS TO CHECK

Insert the appropriate 1/4" phone plug into OUTPUT L1 only and verify, if necessary, the frequency, output waveform, output level, and THD of this output using the previously specified test equipment (refer to TEST 31). The volume control must be set at maximum for this test. While sounding, the LCD will display the following message:

The specifications for this test are as follows:

OUTPUT L1: 1kHz, sine wave, distortion 0.3% or less, +10.0dB±2dB (10k ohm load)

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

41. TEST 41: AWM (M3) SOUND OUTPUT TEST

* 41/ PCM Check

SIGNAL PATH

This outputs the sound which is stored in addresses 012000h – 01FFFFh of WAVE ROM. The data stored at these addresses is retrieved by the M3(A) IC (IC205) and output via pin 1 (INDV0 terminal, channel 0). The signal from pin 1 is then output to pin 11 (INO terminal) of the PAN(1) IC (IC229). The PAN (1) IC outputs the signal from pins 21 and 22 (S1 and S2 terminals, respectively) and sends the signal to pins 12 and 13 (SI2 and SI1 terminals, respectively) of the PAN (2) IC (IC230). The PAN (2) IC outputs the signal from pins 21 and 22 (S1 and S2 terminals, respectively) to pin 1 (MIX1 terminal) of each MIX3 IC. This ultimately produces signal output from OUTPUT L1, OUTPUT R1, OUTPUT R2.

ITEMS TO CHECK

Confirm that a AWM signal is being sent to OUTPUT L1 using an amplifier and speaker to monitor the signal. The AWM signal is not a steady tone. While this signal is sounding, the LCD will display the following message:

* 41: PCN Check Output On

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will walt for the entry of a test number.

41: PCM Check Output Off .

42. TEST 42: FM SOUND OUTPUT THROUGH M3 IC (AWM) TEST

* 42: FM Thre M3(FCM)

SIGNAL PATH

A sine wave which is frequency swept by the EGM2 (1) IC will cause signals to be alternately output from OUTPUT L1, OUTPUT R1, OUTPUT L2 and OUTPUT R2 in a two channel pair sequence. The FMSEL signal to the EGM2 (1) and OPS3 (1) must be at a 1 or HIGH logic level for this test. The appropriate data from EGM2 (1) IC (IC226) is sent to the OPS3 (1) IC (IC227) In order to produce the sound. The OPS3 (1) IC outputs the signals from pins 54 and 55 (SOO, channel 1 and SO1, channel 9) via IC252 (pins 3 and 6) to pins 27 and 28 (terminals DIINO and DIIN1) of the M3 (A) IC (IC205). The M3 (A) IC outputs the signals from pins 1 and 2 (INDVO, channel 5 and INDV1, channel 6) to pins 10 and 11 (IN1 and IN0 terminals) of the PAN (1) IC (IC229). The PAN (1) IC sends the signals out from pins 21 and 22 (S1 and S2 terminals) to pins 12 and 13 (SI2 and S11 terminals) of the PAN (2) IC (IC230). The PAN (2) IC outputs the signals from pins 21 and 22 (S1 and S2 terminals) to pin 1 (MIX1 terminal) of each MIX3 IC. This ultimately produces signal output from OUTPUT L1, OUTPUT R1, OUTPUT L2, OUTPUT R2.

ITEMS TO CHECK

Insert the appropriate 1/4" phone plug into OUTPUT L1 and observe the output waveform with an oscilloscope. Check that the level does not change excessively as the output sweeps through its frequency range. The volume control must be set at comfortable listening level for this test. While sounding, the LCD will display the following message.

* 42: FM Thru M3 (PCM) Output On

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

42: Fil Thru H3 (PCH) Output Off

43. TEST 43: FM SOUND OUTPUT THROUGH M3 IC (DIGITAL FILTER) TEST

43: FM Thru H3(FA)

SIGNAL PATH

A sine wave which is frequency swept by the EGM2 (2) IC will cause signals to be alternately output from OUTPUT L1, OUTPUT R1, OUTPUT L2 and OUTPUT R2 in a two channel pair sequence. The FMSEL signal to the EGM2 (2) and OPS3 (2) must be at a 0 or LOW logic level for this test. The appropriate data from EGM2 (2) IC (IC250) is sent to the OPS3 (2) IC (IC251) in order to produce the sound. The OPS3 (2) IC outputs the signals from pins 64 and 55 (SOO, channel 0 and SO1, channel 8) via IC252 (pins 3 and 6) to pins 27 and 28 (terminals DIINO and DIIN1) of the M3 (B) IC (IC228). The M3 (B) IC outputs the signals from pins 1 and 2 (INDVO, channel 14 and INDV1, channel 15) to pins 10 and 11 (IN1 and IN0 terminals) of the PAN (2) IC (IC230). The PAN (2) IC sends the signals out from pins 21 and 22 (S1 and S2 terminals) to pin 1 (MIX1 terminal) of each MIX3 IC. This ultimately produces signal output from OUTPUT L1, OUTPUT R1, OUTPUT L2, OUTPUT R2.

ITEMS TO CHECK

insert the appropriate 1/4" phone plug into OUTPUT L1 and observe the output waveform with an oscilloscope. Check that the level does not change excessively as the output sweeps through its frequency range. The volume control must be set at a comfortable listening level for this test. While sounding, the LCD will display the following message.

43: FN Thru M3(FM) Output On

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

43: FN Thru M3(FN) Output Off

44. TEST 44: FM SOUND OUTPUT FEEDBACK THROUGH M3 IC TEST

* 44: Feedback FM->M3

The basic signal path is the same as it was for TEST 42 except for the following:

The frequency swept sine wave produced by the EGM2 (1) and OPS3 (1) will be fed back from the M3 (A) IC to the OPS3 (1) IC. As in TEST 42, the output signals will occur alternately in a two channel pair sequence. For this test, the signals from pins 1 and 2 (INDVO and INDV1 terminals) of M3 (A) IC (IC205) will be fed back to pins 69 and 70 (SIO and SI1 terminals) of OPS3 (1) IC (IC227).

ITEMS TD CHECK

insert the appropriate 1/4" phone plug into OUTPUT L1 and observe the output waveform with an oscilloscope. Check that the level does not change excessively as the output sweeps through its frequency range. It should be noted that due to the feedback condition of this test there may be a slight amount of distortion present in the output signal. The volume control must be set at a comfortable listening level for this test. While sounding, the LCD will display the following message:

* 44: Feedback FM->M3 Output On

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

* 44; Feedback FN Gutput Olf

45. TEST 45: HIGH CLICK SOUND TEST

* 45: Click High

ITEMS TO CHECK

Check that a high click signal is properly output from OUTPUT L1, OUTPUT L2, OUTPUT R1 and OUTPUT R2. Make sure that the click volume control is set to maximum. While sounding, the LCD will display the following message:

45: Click High Click Om

Verify that the high click signal is sent to each output by using an amplifier and speaker to monitor signal. Insert the appropriate 1/4" phone plugs into OUTPUT £1, OUTPUT £2, OUTPUT R1 and OUTPUT R2 and observe the output waveform with an oscilloscope. Check that the output waveform is a rounded square wave with an approximate peak-to-peak voltage of 500mV.

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur;

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

45: Click fligh Click Off

46. TEST 46: LOW CLICK SOUND TEST

46: Cilck Low

ITEMS TO CHECK

Check that a low click signal is properly output from OUTPUT L1. Make sure that the click volume control is set to maximum. While sounding, the LCD will display the following message:

Verify that the low click signal is sent to OUTPUT L1 by using an amplifier and speaker to monitor signal. Insert the appropriate 1/4" phone plugs into OUTPUT L1, OUTPUT L2, OUTPUT R1 and OUTPUT R2 and observe the output waveform with an oscilloscope. Check that the output waveform is a rounded square wave with an approximate peak-to-peak voltage of 500mV.

TEST END

Press [EXIT] to end the test. After pressing [EXIT] three things occur:

(1) the following display will appear, (2) the sound will stop and (3) the SY77 will wait for the entry of a test number.

47. TEST 47: JACKS ALL OFF TEST

Connect the Sustain and Foot Switch pedals to the appropriate jacks. With nothing connected to the Foot Volume, Foot Controller, and Breath controller jacks, eheck that the following display appears.

Then while pressing the foot switches connected to the Sustain and Foot Switch jacks, remove the pedal plugs, and check that the display shows "OK".

DISPLAY OF TEST RESULTS

ок	* 47:	Jack Atl Off	ок
NG	* 47:	Jack All Oll FV	אָק

(e.g. if the foot volume jack is NG)

TEST END

The result is displayed and the test will end.

48. TEST 48: FACTORY SET TEST

48: Factory Set

This test is used to initialize the data listed below to the factory settings:

Synthesizer system data 64-internal voice data 16-internal multi data Sequencer setup data When this test is executed, the following display will appear.

* 48: Factory Set [NO] or EYES] ?

If you press [YES], the factory preset data will be restored.

If you press [NO], they will not be restored.

DISPLAY OF TEST RESULTS

If factory settings are restored.

OK * 48: Factory Set OK

If not restored there will be no change in the display as shown below.

* 48: Factory Set [HO] or [YES] 7

TEST END

The LCD displays the results, the factory preset data will be restored, and the test will then end. After the factory preset data has been restored, the system data will be as follows:

Fine Turning +0

Fixed Velocity off

Velocity Curve 0(normal)

Assignable Foot Switch 65

Assignable Wheel 13

Edit Confirm on

Kbd Trans Ch 1

Voice Recv Ch omn

Local on/off on

Note on/off all

Device Number all

Bulk Protect on

Program Change normal

---- Greeting Message

*Create YOUR sound!"

" ...I'm ready"

1 1 = P62(Far East) 1 2 = P63(Blue)

* SEQUENCER *

record quantize0(off)
click sw1(rec)
click beat0(1/4)
record type 'over
sупс0(internal)
receive ·····KBD
filter velocity1(on)
filter control change1(on)
filter pitch bend ····································
futer pitch bend
filter program change0(off)
filter after touch ····································
filter exclusive1(on)
midi control ·······1(on)
click/beat ······1/96
accent 1 value ······24
accent 2 value
accent 3 value ······88
accent 4 value120
gate typel (normal)

49. TEST 49: EXIT TEST PROGRAM

49: Exit

When this is executed, the following display will appear.

49: Exit

the INOI switch. This will cause the SY77 to wait for the entry of a test number.

To exit the test program mode, press the [YES] switch. To remain in the test program mode press

DISPLAY OF TEST RESULTS

If test mode is not exited.

* 49: Exit

[NO] or [YES] ?

[NO] or [YES] 7

MUSIC SYNTHESIZER



Notes DESTINATION ABBREVIATIONS

J : Japanese model A : Australian model

U: U.S. model E: European model C: Canadian model D: West German model

X : General model B : British model

M : South African model | | | Indonesian model

H: North European model


■ ELECTRICAL PARTS(電気部品)

No. Fail No. Description	D-4		CAL TAKIS (EXCEP	HH /			
	Ref. No.	Part No.	. Descriptio	<u>n</u> .	部品名	Remarks	ランク
	÷	VH799000	Circuit Beard	ועת	TMIGHT		_
WITTOWARD Circuit Board							
WITTOWARD Circuit Board	*						l
READRA Circuit Board	*						l
AND COLORS Control Deard CASO		HX808420	Circuit Board				l
RA109720 Circuit Board KC		MX808430	Circuit Board				
MAJOSTZO Circuit RearJ FC PCシート J. OT							ا ۱
NUT 30 05 Circuit Noard PS					PCS-k		
************************************	*	VH799600	Circuit Roand	0.5		1	l v ,
WIN 200400 Circuit Board		VII799700	Circuit Board		1080-1		
VR789000 Circuit Board		VII799800	Circuit Board		PSULL		_
1GO01300 IC		1		' '		.,,,,,,,	
16116260 IC	÷	¥8799000	Circuit Board	DHI	DMID		i
15116240 IC	1	16001390	l IC			DP ANP.	0.3
16003509 E		10110200	21				
16027029 IC					1 0		
16027029 IC		IR000250	l I C		Lië		
16142259 IC					lič		
XC723901 C					l i č		
XA87000 C							
ROOD1450 IC							
GO58990 IC							
R003250 IC							
XA055001 IC							
ROO7-450 IC							
XA180A00 IC							
10120990 1C	±						
16149500 IC							
R013850 IC							
16149900 U							
R024500 IC							
IGI15300 IC							
Triangle Triangl							
XF148A00 IC	±						
# XG044800 C							
### SC150800 1C ### BD037801Y 1 C ### CFP-PKS	*						-0.8-
*** XR351001 1 C							
*** XH124B00 IC							0.6
XFR76A00 C	-4						
XP8863A00 IC	1						
NG708A00 IC							
# X990000 IC	2						
### NG 22 8 A D D D C							
# XH 1168 00 IC	1						
### NH 18800 IC	+						
### MIJ19800 JC							_ <u></u>
### NH120B00 U							1
# XH120B00 IC	`	VILLIABOA	120		1 6	EPKUN VI.VU	1
# XH121B00 IC	<u></u>	Y#120000	10		7.0	EDDON NI OO	
# XH121B00 IC	1	N1120000	10		1 (,	RICKON VI.OO	
# XH122B00 IC 12Onsec 101EV100 1 C EPRON VI.00 12Onsec 101EV100 1 C 101EV100 12Onsec 2SA1015 Y トランジスタ 03 IC181520 Transistor 2SC1815 Y トランジスタ 03 IF 003450 Diode 1SS133 ダイオード 01 V1546800 Zener Dlode R03.0ESB1 3V ツェナーダイオード 01 V1546800 Zener Dlode R03.0ESB1 3V ツェナーダイオート 01 V1546800 Zener Dlode R03.0ESB1 3V ツェナーダイオー 01 V1546800 Resistor Array R0508X1533 抵抗アレイ 01 V1645400 R0518 R05	±	YHIZIROD	10		1.0	PUDDH NI DO	
# XH122B00 IC	**	VII 2 1 0 0 0	10		1,0	PLKOM 41.00	
IA101521 Transistor	*	XH122800	1e		L , c	EDBUN KI AO	1
IA101521 Transistor	*	L XIII L Z B V V	A 16		1 2	Erkun tl. VV	
IC181520 Transistor 28C1815 Y		[A101521	Trunctotor		1.500000		0.2
FP003450 Diode							
*** VI546800 Zener Dlode							
**	*						
# FP736470 Tantalum Capacitor 4.7 ± 16 V H タンタルコン 01 VC694800 Seniconductive Cere. Cop. 0.1 ± 25 V Z 平海体をラコン 01 VC694800 Netal Film Resistor 10 £ 1 × 6 施納版抵抗 01 UZ004650 Resistor Array RMLS6J103 抵抗アレイ 02 VA822600 Resistor Array RMLS6J103 抵抗アレイ 01 VE445200 Resistor Array RGLD8X153J 抵抗アレイ 01 VE445400 Resistor Array RGLD8X153J 抵抗アレイ 01 VE445400 Resistor Array RGLD8X153J 抵抗アレイ 01 VE445400 Resistor Array RGLD8X223J 抵抗アレイ 01 VE445400 Resistor Array RGLD8X223J 抵抗アレイ 01 VE45300 Resistor Array RGLD8X153J X抗抗アレイ 01 VE45300 Resistor Array RGLD8X153J X抗アレイ 02 VE45300 Resistor Array	"						
VCG94800 Semiconductive Cera Cop. 0.1 µ 25 V Z 半導体をラコン 01 VC824900 Hetal Film Resistor 10f Ω 1/8 V F 金 腕 腕 腋 板 板	a.						
VC824900 Hetal Film Resistor 10f. 2 78 V F 金 底 被 版 抵抗 10	1						
NEX 00 14 05 0 Resistor Array RMIS 0 J 103 抗抗アレイ 01 VE4 0 05 0 VE4 0 05 0 Resistor Array RGID 8 X 1 03 J 抗抗アレイ 01 VE4 0 05 0 Resistor Array RGID 8 X 1 03 J 抗抗アレイ 01 VE4 0 05 0 Resistor Array RGID 8 X 2 2 3 J 抗抗アレイ 01 VE4 0 05 0 Resistor Array RGID 8 X 2 2 3 J 抗抗アレイ 01 VE4 0 05 0 Resistor Array RGID 8 X 2 2 3 J 抗抗アレイ 01 VE4 0 05 0 Resistor Array RGID 8 X 2 2 3 J 抗抗アレイ 01 VE4 0 05 0							
VA822600 Resistor Array							
VE445200 Resistor Array RGLD8X103J 紙挽アレイ 01 VE445300 Resistor Array RGLD8X153J 紙挽アレイ 01 VE445300 Resistor Array RGLD8X153J 紙挽アレイ 01 VE45300 Resistor Array RGLD8X223J 紙挽アレイ 01 VE5000970 EMI FILTER LS HT Y223NB LC フェルターEMI 02 VE453500 Quartz Crystal Unit AT-49 12HUz 水品振動子 03 VE927400 Quartz Crystal Unit AT-49 12HUz 水品振動子 VE927400 Quartz Crystal Unit DOC-492 16HUz 水品振動子 S/# PY1001-2220 07 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PY1001-2220 07 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz Crystal Unit AT-49 16HUz 水品振動子 S/# PZ1001- 03 VE573400 Quartz S/# PZ1001- 03 VE573400							
*** VE445300 Resistor Array RGLD8X153J 紙族アレイ 01 YE445300 Resistor Array RGLD8X153J 紙族アレイ 01 Y1035300 Resistor Array RGLD8X223J 紙族アレイ 01 ア2000970 EMI FIltur LS MT Y223NB LCフィルターE MI 02 X 品級男子 03 Y1927300 Quartz Crystal Unit AT-49 12MIz X 品級男子 03 Y1927300 Quartz Crystal Unit DOC-492 16HIz X 品級男子 S/# PY1001-2220 07 Y1573400 Quartz Crystal Unit DOC-492 16HIz X 品級男子 S/# PY1001-2220 07 Y1573400 Quartz Crystal Unit DOC-492 16HIz X 品級男子 S/# PY1001-2220 07 YR338400 Lithium Battery VR338400 Lithium Battery VR338400 Lithium Battery VR338400 Circuit Board DH2 アース金具 DH2 アース金具 DH2 FY1573400 Quartz Crystal Unit DOC-492 Lithium Battery VR338400 Lithium Battery VR338400 Lithium Battery VR338400 Lithium Battery VR338400 Lithium Battery DA 思想 P-20 A 思想 P-20 A 思想 DH2 FY1573400 Quartz Crystal Unit DOC-492 Lithium Battery DA 医砂 P-20 A 医砂 P-20 A 医砂 P-20 A 医砂 P-20 A EM P-20 A					が扱うとう		
# VE445400 Resistor Array RGLD8 K223	tt	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Ponistor Apres		115 形 ア レ 1		
# V1635300 Resistor Arrny RMLS6-221J 民族アレイ 01 FZ000970 EMI FIlter 1 LS MT Y223NB LC フィルターEMI 02 YE483500 Quartz Crystal Unit AT-49 12MHz 水晶振動子 03 Y1927300 Quartz Crystal Unit DOC-492 16HHz 水晶振動子 3/H P71001-2220 07 Y19273400 Quartz Crystal Unit DOC-492 16HHz 水晶振動子 3/H P71001-2220 07 Y1573400 Quartz Crystal Unit AT-49 16MHz 水晶振動子 3/H P71001-2220 07 YR338400 Lithium Battery 9/H338400 Lithium Battery 9/H338400 Lithium Battery 9/H338400 Ansle Bracket, Earth 9/H799100 Circuit Board DH2 DM 2 ンート RD830A00 II: SN74HC04NSR LC 9/H9ERTER 01	**						
# PZ000070 EMI Filter	at.						
YE4B3500 Quartz Crystal Unit AT-49 12HHz 水品類動子 03 19 19 19 19 19 19 19 1	"						
*** Y1927300 Quartz Crystal Unit AT-49 20組立 水晶振動子 Y1927400 Quartz Crystal Unit DCC-492 16出立 水晶振動子 S/# PY1001-2220 07 *** Y1573400 Quartz Crystal Unit DCC-492 16出立 水晶振動子 S/# PZ1001- 03 YR338400 Lithium Battery SOMY/CR2032 リチュウム電池 ワース金具 01 *** YII799100 Circuit Board DH2 DM 2 DM 2 DM 2 SWYAIRO4NSR I C							
*** Y \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	<u>-</u>	0 10 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	Ouertz Crystal Unit				
# VI573400 Quartz Crystal Halt AT-49 16MHz 水晶振動子 S/N P21001- 03 VR338400 Lithium Battery VH930500 Angle Bracket Earth アース金具 01 サイプ 199100 Circuit Board DH2 DM 2 シート XD830A0D H: SN74HC04NSR I C 5FVERTER 01		11321300	Quartz Crystal Walt		水 前 妖 划 十	7 (. BULAAL 0000	
** VR338400 Lithium Battery SONY/CR2032 リチュウム電池 03 VH930B00 Angle Bracket, Earth アース金具 01 ** VH799100 Circuit Board DH2 DM 2 シート XD830A0D H: SN74HC04NSR I C SNY4HC04NSR O1		111827100	uvartz trystni Unit			5/# PY1001-2220	
# YH799100 Circuit Board DH2 DM 2 シート RD830000 H: SN74HC04NSR I C SN9ERTER 01	-	11075400	uuartz trystal Halt			2/1 LX1001-	
# VII799100 Circuit Board DH2 DM2>	_	18336900	Lithlum Battery	SOUALCK SO35			
XD830A0D II: SN74HCO4NSR I C SN9ERTER O1	1	411930800	angle Bracket,Earth		アース金具		01
XD830A0D II: SN74HCO4NSR I C SN9ERTER O1	_	Filtrosco	riania n	L Nug	511.51		
	7					THUE DOED	۸.
		10049850	16	SN74LS32N	T-C	UΚ	0.3

Ref. No.	Part No.	Description		那品名	Remarks	5 2
	IR013950	10	SN74HC139N	IC	2-4DECODER	0
j	16044600	10	SN74LS245	1 C	TRAKSCELVER	0
	16149900	10	SN74ALS245AN	I C	DUS TRANSCEIVER	0
	18024550	10	SN7411C245N	1 C	TRANSCEIVER	0
	18027350	ic	SN74 MC 273N	Li.c	D-FF OCTAL	0
	18035750	10	SN741C367N		BUS DRIVER	0
- 1	16156010	10 .		0 1 0 1 0 1 0	NIX3	10
	XE449A00	ič	YN3413	lič	LDSP	l j
	XE450400	ič	YH3415	lič	LEF	Ιí
	XG998400	IC	YM7102	lîč	PAN	l i
	XG993A00	IC	YM7103		EGN2	T i
	X6994400	ič	YH7107	İĞ	l őPS3	I
	XG995A00	IC	Y87119	i c	H3	Ιi
	XB28]A00	ĺč	LX2464-12	lič	DRAH 258K	Ô
- 1	XC828A00	ic	TC51832PL-10	İĈ	PSRAM 256K	0
	XII 1 1 6 7 0 0	is -	HH85256BLP-10	ič	PSRAM 256K	Ť
	XII 0 2 4 8 0 0	iĉ	N II 5 2 3 0 4 B P II 2 8	iç	RON-A 4M	lĭ
	XII 025B00		NH62304BPH29		ROM-B 4M	Ιi
- 1	XII 0 2 6 8 0 0		NH62304HPH30	1 C		H
- 1		lič	N162304BPII31	11 %	KON-C 4X	H
	X1028800	10		1 0	RON-D 4X	
- 1			NH623048PH32	1 C	RON-E 4H	1!
- 1	XII 0 2 9 B 0 0		NK62304BPH33	I C	ROM-F 4M	!!
- 1	XII 0 3 0 B 0 0		NH62304BPH34	1 0	RON-G 4H	1!
- 1	XII031800		NH62304BPH35	1 C	80X-14 4H	ΪĮ
	V L D V 4 8 0 0	Samiconductive Cara, Cap.	0.1 n 25 V Z	半導体セラコン		0
	V 5443500	Resistor Array	RGLD4X103J	抵抗アレイ	ł.	10
		Resistor Array	RGC. D8 X 1 O 3 J	抵抗アレイ	Í	0
		ENI Filter	1.5 MT Y223MD	L C フィルター E M L		0
		Quartz Crystal Unit	AT-49 6.144MHz	水晶振動子		0
	VII 930600	Angle Bracket, Earth		アース金具		0
						1
	¥K799200	Eircuit Board	PNAB	PNABU-1		1
	14101521	Transistor	28A1015 Y	トランジスタ		10
	VG197400	LED	G1.311D18 RE	LED	UTI, SYPASS, RECC) 0
	VG197600	LED	GLBED8 RB+GR	26LED	MODE, RUN (Spcs)	
	YE373500	Slide Pot,	A10 (× 2	二班スライドポリウム	VOL. (OUTPUTI.2)	0
		Push Switch	800-11118	プッシュスイッチ	(25pes)	0
		LED Spacer	× 8	LEDスペーサー	LEDI-B	0
		LED Spacer	× 4	LEDスペーサー	LED7.8	Ó
						1
	VII799400	Circuit Board	ואינ:	PNCシート		1
	IR027350	10	SN74HC273N	1.0	D-FF DCTAL	0
	JF003450	Dlode	155133	ダイオード		0
	VG197400		GL3IDIB RE	LED	MEMORY, BARK (8 pc	. 0
	VG197600		GLBED8 RE+GR	2 E L E D	Voice sel.1-18	lo
		Semiconductive Cera. Cap	0.1 n 25V Z	平導体セラコン	10100	0
		Slide Pot,	BLOK CWA-NFOC	スライドボリウム	DATA ENTRY	ľ
		Rotary Switch	EC24B30D	ロータリースイッチ	Data entry Oial	
		Push Switch	SOA-11111S	ブッシュスイッチ	(45pcs)	Ϊď
		LED Spacer	× 8	LEDZQUE	(10)237	18
	711012000	PC0 50964)	~ 0	C B C X X		† <u>`</u>
	HX808420	Circuit Board	JKAN	JKANO N		1
	(6001390		RC4558D-V	1 C	OP AMP.	10
	IG042500		NJN4556	ič	OP ARP.	Ιč
						10
		I C	M5238P	1 C	PROBLEMENT - SV	+
	IG130500		NJN79105	I C	REGILATOR -5V	
	XC349001	10	д PC78L05J	1 C 1 C	REGULATOR +5V	12
	10043300		TC4093BP	I I C	HAND	19
	10052800		IID741.505P	i c	INVERTER	19
	XBG37001	·	PCM56P	1 0	DA CONVERTER	19
	XF237A00		YH3029	Ling .	AFDO	13
		Photo Coupler	6 N 1 3 7	フォトカプラ		19
		Transistor	28A1115 E.F	トランジスタ		19
		Transistor	2SC945A PA	トランジスタ		19
		Transistor	2SC2603 E.F	トランジスタ		1
	1C287820	Transistor	2SC2878 A.B	トランジスタ		1
	1F003450	Diode	1\$5133	ダイオード		(
	VC694800	Semiconductive Cera. Cab.	0.1 m 25V Z	半導体セラコン		1
	VG582600	DC/AC Inverter Trausformer		D C /A C インパータトランス		1
	VB835000		20 H FL5R200QN	コイル .		
		Variable Resistor	ALOR EVU-E	ロータリーボリウム	CLICK VOLUME	17
		Variable Resistor	BIK EVU-E2A	ロータリーボリウム	CONTRAST	10
		Phone Jack	ILJO52 STERED	オーンジャック	PHONES	16
		Phone Jack	HL14306 STEREO	ホーンジャック	00TPUT1/1+2(R)	16
		Phone Jack			BREATH	1
	1 1 0 20 40 4	ACDIDE ANCX	SJ0912 ST-Mini		D V C D Y II	-1-3
			TIL TYDAR HUNDO	W = 10 (2) 1: 10 M		
	VE742000	Phone Jack	HIJ4308 HONO.	ホーンジャック	F.SV, SUS, OUT!	
	VE742000 VE742200	Phone Jack Phone Jack	RLJ4305 STEREO	ホーンジャック	F. VOLUME, F. CON	T (
	VE742000 VE742200 V1662400	Phone Jack				ן נ


Ref. No.	Part No.	Description		部品名	Remarks	ラン
		Angle Bracket-H, Jack Angle Bracket-M, Jack		JKアングル (H) JKアングル (M)	JK1-10 (OUT-BRE JK12-14 (H1D1)	02
	NX808430	Circuit Board	CARD	CARDU-F		
	VC894800	Semicanductive Cera, Cap.	0.1 u 25 V Z	半導体セラコン	6.1.07.4	01
	V # 98 53 0 0	Connector, IC Card Connector, IC Card	38P 50P	1 C カード用コネクタ 1 C カード用コネクタ	ÐATA VAVEFORN	0.6
	NA115670 1F003450	Circuit Board Diode:	MK 158133	M K シート ダイオード		01
	N 1 1 0 0 7 2 0	Circuit Board	PC			\Box
	16001390		RC4558D-Y	PCシート IC	ፀ ቦ ሲዘዋ	0:
		Translator	25C2H20 F	トランジスタ	OT ILIT	0
	1F000040		181555	ダイオード		. 0
		Zener Diode	05AZ5.1Y 5.1V	ツェナーダイオード	an	0
	HT370250	Trimmer Potentiometer Trimmer Potentiometer	B50K 3P B100K 3P	半 問 定 抵 抗 半 固 定 低 抗	Offset adjust Galn adjust	0
	VII799600	Circuit Board	PS	PSシート	j	
		Circuit Board	PS .	PSシート	· U , C	
		Çireult Board	PS	PSシート	81, D, A, B	١.
	IG136200 XD340001		SC-3052V	ič	+57 21	0
	X0340001 X0342001		AN78X12F AN79X12F	1 C	REGULATOR +12V Regulator -12V	0
		Dlode Stack	S5V820 3.5A200V		AEGULATUR - 184	0
		Diode Stack	RDFO4M 1A 400V	ダイオードスタック		1 0
	1F008900	Zoner Dlode	MTZI3C 13V	ツェナーダイオード !		0
		Electrolytic Cap.	1000 μ 25V	ケミコン		0
		Electrolytic Cap.	2200 H 25V	ケミコン		0
		Electrolytic Cap. Ceramic Cap.	10000 µ 16V 2200P 400V	ケミコン 規格認定コン		0
	F [383470	Ceramic Cap.	4700P 400V	規格認定コン	II. D. A. B	ŏ
		Ceramic Cap.	0.01 a 400 V	規格認定コン	1. 1. 2. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	ŏ
		Semiconductive Cera. Cap.	0.1 u 25 V Z	半導体セラコン		0
	GD900760		3all PLA302IA	コイル		ŢŌ
		Push Switch	ESB-8236V JUCS	ブッシュスイッチ	POVER	0
	KB000310 KB000330		T 500mA 250V T 1A 250V	ヒュース' ヒューズ	.ī J	0
	KB000360		T 3A 250V	ヒューズ	, ,l	lő
	KB001150	Fuse	T 500mA 250V	ヒョーズ	Ü, C	Ŏ
	KB001060		T 1A 250V	ヒュース	υ, C	0
į	RB002650		T 3A 250V	ヒューズ	B, C	0
į	KB000710 KB000750		T 500mA 250V T 3.15A 250V	ヒューズ ヒューズ	I.D.A.B	0
	KB001770		T 1A 250V	L 3 - 7	H,D,A,B H,D,A,B	0
		Fuse Holder	PC-FH1	レューズロルダー	11.0.11.0	Ιŏ
	16000680	lusulation Sheet	BFG-20	放熱シート		0
	E1030108	Rind Head Tapping Screw	3.0 × 10 ZMC2Y	カーイントータッヒペンケーネシー	(5pcs)	į ¢
	V0782900	Floppy Disk Drive Unit	D3578 3.51nch	HDドライブユニット		2
		Variable Resistor	10K RK1241110	ロータリーボリウム	PITCH BERD	0
		Varlable Resistor Variable Resistor	10K K161100S 10K RK163J110	ロータリーボリウム ロータリーボリウム	KODULATION 1 KODULATION 2	0
	¥F931200		BMF-5005N	数品ディスプレイ		2
	¥D279200	AC Cord	7A 2.5m	電源コード	J	
	¥D279400	AC Cord	10A 2.5n	福原コード	U	(
	7D279500		10A 2.5m	電源コード	C.	13
	VD280400 VD279700	NC Cond	2.5A 2.5m	電源コード 電源コード	H, D	18
	VII890400		7.5A 2.5m 6A 2.5n	据数コード	A B	18
		Pover Transformer		電源トランス	J	+-
		Pover Transformer Pover Transformer		電源トランス 電源トランス	II, C H, D, A, B	
						-
	1		1		I	1

■ OVERALL ASSEMBLY (総組立)



Ref.	Part No.	Description		部品名	Remarks	7:
ı		Control Panel		コントロールパネル		2
2	VB774000			ツマミ	VOLUME, D. CHTRY	
3 4	VII810200	Escutchean, Slide Valume Oust Proof Cloth-2		スライト ** ホーリュールエスカッション 防磨クロス(2)		0
5		Card Guido		カードガイド		ŏ
ß	NX808430	Circuit Board	CARD	CARDU-ト		ľ
7		Function Keys	SHIFT, F1-8, EXIT	ファンクションキー		0
8		Rotary Knob		ロータリーツマミ	Data entry Dial	
9	VII810400 V152440D		(×8) (×3) 7.8.9	ノブA (8 連)	(4pcs)	0.
II	V1524500		(×3) 4,5,6	<u>ノブB (3 進)</u> ノブC (3 遊)	VVX.YZ'.≠& MMO.POR.STU	0:
ià l	V 1524800		(× 3) 1,2,3	ファロ(3 種)	DEF, GH1, JKL	l ŏ
I 3	V1524700	Knob-E	(×3) 0,-,EHTER	ノプE(3 連)	ABC. /SPACE	0
14	V 1524300		(× 3)	ノブG(3 独)	, , JUKP/HARK	0
1 5 1 6	V1534800 V1537200		(×3) ↑ (center	ノブH(3 運)	-1/KQ+1/YES	
i7	VII810500		(×3) ←,↓,→ (×4)	ノ ブ 1(3 建) ノ ブ J(4 進)	, LOCATE,	0
18 I	VII810600		(× 3)	ノブド(3速)	RECORD, STOP, RUN	
i 9		LCD Filter		保護板	RECORDIDIDIDI, NON	Į ŏ.
20		Esculcheon, LCD		 CDエスカッション 		0
21	VF931200		DMF-5005H			2
22 2		Circuit Board Dust Proof Cloth-1	PHAB	PNABOLE		_
24		Clrcnit Board	PNC	防磨クロス(1) PNCシート	l	0
2.5		Sheild Sheet		シールドシート	l .	0
26	HX808420	Circuit Board	JKAN	JKANシート		1
27	VII810700	Angle Bracket	Conter	センターアングル		0
28 29		End Block Side Board	Left	拍子本(左)		0
30_		Side Soard Shield Plate	Left Left	【倒板(左) 【シェルド板(左)		0
31		Vheel Assembly	LEI L	オイール Ass'y		0
32		Floppy Disk Drive Unit	D357B 3.5inch	FDドライブユニット	ŀ	2
33	VH81300D	Ample Brackat, FDD	1	FDD金具		Õ
34	V I572100	Kayboard Assembly	FS C61	键盤 A ss'y		, 3
35 36	VII809200	End Block Shield Cover	Right	<u>拍子來(右)</u>		Q
37		Side Board	Right Right	シールド 板 (右) 側 板 (右)		0
38	VII810900	Angle Bracket-L, Earth	N I SII C	アースアングル(し)		0
39	V1474900	Angle Brackat-S, Earth		アースアングル(5)		ŏ
40 40		Power Transformer Power Transformer		電源トランス	J_	
40	X6622400	Power Transformer		電照トランス 電源トランス	II.C	I٠
41 l	VD279200	AC Cord	7A 2.5m	電源コード	Н. D. A. В J	0.
41	VD279400		IOA 2.5m	電源コード	ľ	Ιŏ
41	VD279500		10A 2.5m	能源コード	C	0
41	VD280400		2.5A 2.5n	電源コード	II.D	0
41	VD279700 VH890400		7.5A 2.5m 6A 2.5m	電源コード 電源コード	Λ Β ·	ļ
42		Cord Strain Rellef	SR-6N-4	コードストッパー		0
42	CB806850	Cord Strain Relief	SR-6N3-4 ·	<u> </u>	l ".	١ŏ
42	CB072750	Cord Strain Relief	SR-4N-4	コードストッパー	II, D, B	ŏ
42		Cord Strain Relief	SR-5W-4	ココドストッパー	A	0
43	VII812600 VI319500			ACKAL	1	ļ
43	V 1319600			A C バ ネ ル A C バ ネ ル	II c	0
13	V1319700			ACKAN	11, D, A, B	V
4.4	CB825380	Push Button	1	ブッシュボタン	POVER	ŏ
45	VII799800	Circuit Board	PS	PSUFF	J "	ľ
45 45		Circuit Board Circuit Board	PS	PSシート	U.C	
46		Insulation Sheet, AD	PS	P S シート A D 絶縁 シート	H.D.A.B	<u> </u>
17		Circuit Board	DH2	DM2シート	C	0
48	VH799000	Circuit Board	DRI	DMID-I		
49		Bottom Cover Assembly		底板 Ass'y		1
49-1 50	VC999400		205Y4179	ゴム星		0
51		Bind Head Scrow Bind Head Tapping Screw	3.0 × 6 FCM3BL 3.0 × 8 FCM3BL	パインド小ネジ ^*インドタッピングネジ		Q
52	E1340106	Bind Head Tapping Screw	4.0×10 FCN3BL	A*イント*タッヒ*ンク*ネシ*		0
53	E1340166	Blnd Head Tapping Screw	4.0×16 FCH3BL	A~イント~タッヒ~シタ~ネシ*		ŏ
54	E2000460	Bonding Tapping Screw	3.0×8 FCM3BL	あっしましょりかりゅと ^e りりきネシャー		ő
55	V1491300	Bonding Tapping Screw	4.0 × 10 FCM3BL	# "YF " 7 'Y 'Y 'Y 'F' 'Y 'Y 'F' '		
56	EV413038	Toothed Lock Washer	A ∳ 3.0 FCH3BL	游付庭金内街形		0
l				AL BY N		1
	VII GROWSKY	* ACCESSORIES		※ 付展品		L
	X110027100		Demo. disk-B 3.5inch 1M	※ 町 島 前 群 込 済 み F D(B) 7月7七° - チャィスケ	J 8, C, H, D, A, B	0


■ KEYBOARD ASSEMBLY (鍵盤Ass'y)



	Ref. No.	Part No.	Description		部品名	Remarks	ランク
\$	-		Keyboard Assembly	FS C61	继 梨 A ss'y		36
- 1	1		Block Key Assembly		黒鍵 A ss'y		0.3
- 1	2	HB107540	White Key Assembly	C,F	白班 Ass'y		0.3
- 1	2	NB107550	White Key Assembly	Ð	白観 Ass'y		0.3
1	S	NB107560	White Key Assembly	8 . E	白艇 A.ss.y		03
ŀ	2	NB107570	White Mey Assembly	G	白鲤 Ass'y		
ŀ	2	NB107580	White Key Assembly	A	白雕 Ass'y		0.3
ı	2		White Key Assembly	C'	白 腓 A 58'y		03
	3	AA055430	Key Spring		鍵パネ		02
ŀ		C8045780			ストッパー		0.2
-	5	EZ000460	Spacer	#00374 4.0×5	スペーサー		01
- 1			Circuit Board	∤ PC	PCシート		07
- 1			PC Sensor	(L)	17 じセンサー		16
- 1	8	88116200	Key Switch Unit	FS	M K スイッチユニット		19
- 1	8 - 1	NA115670	Circuit Board	MX	MKシート		09
ţ			Key Switch Assembly	12Q FS	スイッチ Ass'y		80
ı	8-3	NB107410	Key Switch Assembly	13K FS	スイッチ Ass'y		08
- 1		CC039570		821×6×3 VH	フェルト(白)		0.3
- 1	10	ED330106	Bind Head Screw	3.0 × 10 FCH3BL	パインド小ネジ		01
- 1	11	E0330166	Bind Head Screw	3.0 × 16 FCH3BL	パインド小ネジ		01

≄ New Parts(新規部品)

■ WHEEL ASSEMBLY (ホイールAss'y)



Ref. No.	Part No.	Description		部品名	Remarks	ランク
1 2 3 4 5 6 7 8	VE469300 US412160 V1665700 VF538800 EV600110 VC792800 VF537400	Wheel Ring Spring	30K RK124]310 10K K181100S 10K RK16311]0	ホイータリーボリウウム ロロータリーボリウウム フレント が リウウム フレント が リウウム で S 形 エンル ポイール オイール	PITCH BEND HODULATION 1 HODULATION 2 PITCH BEND PITCH BEND	03 03 03 01 01 01 02 02
			:			
						-